uart.c 13 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170171172173174175176177178179180181182183184185186187188189190191192193194195196197198199200201202203204205206207208209210211212213214215216217218219220221222223224225226227228229230231232233234235236237238239240241242243244245246247248249250251252253254255256257258259260261262263264265266267268269270271272273274275276277278279280281282283284285286287288289290291292293294295296297298299300301302303304305306307308309310311312313314315316317318319320321322323324325326327328329330331332333334335336337338339340341342343344345346347348349350351352353354355356357358359360361362363364365366367368369370371372373374375376377378379380381382383384385386387388389390391392393394
  1. #include "uart.h"
  2. #include "bsp/shark_bsp.h"
  3. #include "bsp/gpio.h"
  4. #include "libs/shark_libs.h"
  5. #define SHARK_UART_BAUDRATE 38400
  6. #define SHARK_UART0_com USART0
  7. #define SHARK_UART0_tx_port GPIOB
  8. #define SHARK_UART0_tx_pin GPIO_PIN_6
  9. #define SHARK_UART0_rx_port GPIOB
  10. #define SHARK_UART0_rx_pin GPIO_PIN_7
  11. #define SHARK_UART0_irq USART0_IRQn
  12. #define SHARK_UART0_clk RCU_USART0
  13. #define SHARK_UART0_tx_gpio_clk RCU_GPIOB
  14. #define SHARK_UART0_rx_gpio_clk RCU_GPIOB
  15. #define SHARK_UART0_tx_dma DMA
  16. #define SHARK_UART0_tx_dma_ch DMA_CH1
  17. #define SHARK_UART0_tx_dma_clk RCU_DMA
  18. #define SHARK_UART0_rx_dma DMA
  19. #define SHARK_UART0_rx_dma_ch DMA_CH2
  20. #define SHARK_UART0_rx_dma_clk RCU_DMA
  21. #define SHARK_UART1_com USART1
  22. #define SHARK_UART1_tx_port GPIOA
  23. #define SHARK_UART1_tx_pin GPIO_PIN_2
  24. #define SHARK_UART1_rx_port GPIOA
  25. #define SHARK_UART1_rx_pin GPIO_PIN_3
  26. #define SHARK_UART1_irq USART1_IRQn
  27. #define SHARK_UART1_clk RCU_USART1
  28. #define SHARK_UART1_tx_gpio_clk RCU_GPIOA
  29. #define SHARK_UART1_rx_gpio_clk RCU_GPIOA
  30. #define SHARK_UART1_tx_dma DMA
  31. #define SHARK_UART1_tx_dma_ch DMA_CH3
  32. #define SHARK_UART1_tx_dma_clk RCU_DMA
  33. #define SHARK_UART1_rx_dma DMA
  34. #define SHARK_UART1_rx_dma_ch DMA_CH4
  35. #define SHARK_UART1_rx_dma_clk RCU_DMA
  36. // ================================================================================
  37. static u8 shark_uart0_tx_cache[SHARK_UART_TX_MEM_SIZE];
  38. static u8 shark_uart1_tx_cache[SHARK_UART_TX_MEM_SIZE];
  39. static u8 shark_uart_rx_cache[SHARK_UART_RX_MEM_SIZE];
  40. static shark_uart_t _shark_uart[SHARK_UART_COUNT];
  41. static shark_task_t _uart_task;
  42. static bool new_prococol = false;
  43. static u64 _rx_time;
  44. #define update_dma_w_pos(uart) circle_update_write_position(&uart->rx_queue, SHARK_UART_RX_MEM_SIZE - DMA_CHCNT(uart->rx_dma_ch))
  45. extern void protocol_recv_frame(uart_enum_t uart_no, char *data, int len);
  46. extern void protocol_notify_old_frame(uart_enum_t uart_no);
  47. // ================================================================================
  48. static uart_enum_t _uart_index(uint32_t com){
  49. return com == SHARK_UART0_com?SHARK_UART0:SHARK_UART1;
  50. }
  51. static bool shark_uart_on_rx_frame(shark_uart_t *uart)
  52. {
  53. u16 crc0 = shark_decode_u16(uart->rx_frame + uart->rx_length);
  54. u16 crc1 = shark_crc16_check(uart->rx_frame, uart->rx_length);
  55. if (crc0 != crc1) {
  56. return false;
  57. }
  58. new_prococol = true;
  59. protocol_recv_frame(_uart_index(uart->uart_com), (char *)uart->rx_frame, uart->rx_length);
  60. return true;
  61. }
  62. static void shark_uart_rx(shark_uart_t *uart){
  63. while(1) {
  64. u8 data;
  65. update_dma_w_pos(uart);
  66. if (circle_get_one_data(&uart->rx_queue, &data) != 1) {
  67. if (!new_prococol){//通过老协议发送过来的,需要回复一个信息,告知使用新协议,霍尔移除,通信超时需要reset new_protocol
  68. if (shark_get_mseconds() >= (30 + _rx_time)) {
  69. _rx_time = 0xFFFFFFFFFFFFL;
  70. protocol_notify_old_frame(_uart_index(uart->uart_com));
  71. }
  72. }
  73. break;
  74. }
  75. _rx_time = shark_get_mseconds();
  76. switch(data){
  77. case CH_START:
  78. uart->rx_length = 0;
  79. uart->escape = false;
  80. break;
  81. case CH_END:
  82. if (uart->rx_length > 2 && uart->rx_length != 0xFF){
  83. shark_uart_on_rx_frame(uart);
  84. }
  85. uart->rx_length = 0xFF;
  86. break;
  87. case CH_ESC:
  88. uart->escape = true;
  89. break;
  90. default:
  91. if (uart->escape) {
  92. uart->escape = false;
  93. switch (data) {
  94. case CH_ESC_START:
  95. data = CH_START;
  96. break;
  97. case CH_ESC_END:
  98. data = CH_END;
  99. break;
  100. case CH_ESC_ESC:
  101. data = CH_ESC;
  102. break;
  103. default:
  104. data = 0xFF;
  105. }
  106. }
  107. if (uart->rx_length < sizeof(uart->rx_frame)) {
  108. uart->rx_frame[uart->rx_length] = data;
  109. uart->rx_length++;
  110. } else {
  111. uart->rx_length = 0xFF;
  112. }
  113. }
  114. }
  115. }
  116. static void shark_uart_dma_tx(shark_uart_t *uart)
  117. {
  118. u32 value = DMA_CHCTL(uart->tx_dma_ch);
  119. if (value & DMA_CHXCTL_CHEN) {
  120. if (SET != dma_flag_get(uart->tx_dma_ch, DMA_FLAG_FTF)) {
  121. return;
  122. }
  123. byte_queue_skip(&uart->tx_queue, uart->tx_length);
  124. DMA_CHCTL(uart->tx_dma_ch) = value & (~DMA_CHXCTL_CHEN);
  125. }
  126. uart->tx_length = byte_queue_peek(&uart->tx_queue);
  127. if (uart->tx_length > 0) {
  128. DMA_CHCNT(uart->tx_dma_ch) = uart->tx_length;
  129. DMA_CHMADDR(uart->tx_dma_ch) = (u32) byte_queue_head(&uart->tx_queue);
  130. dma_flag_clear(uart->tx_dma_ch, DMA_FLAG_FTF);
  131. DMA_CHCTL(uart->tx_dma_ch) = value | DMA_CHXCTL_CHEN;
  132. }
  133. }
  134. static void shark_uart_write(shark_uart_t *uart, const u8 *buff, u16 size)
  135. {
  136. while (size > 0) {
  137. u16 length = byte_queue_write(&uart->tx_queue, buff, size);
  138. if (length == size) {
  139. break;
  140. }
  141. shark_uart_dma_tx(uart);
  142. buff += length;
  143. size -= length;
  144. }
  145. }
  146. static void shark_uart_write_byte(shark_uart_t *uart, u8 value)
  147. {
  148. shark_uart_write(uart, &value, 1);
  149. }
  150. static void shark_uart_tx_dma_init(shark_uart_t *uart){
  151. dma_parameter_struct dma_init_struct;
  152. rcu_periph_clock_enable(_uart_index(uart->uart_com)== SHARK_UART0?SHARK_UART0_tx_dma_clk:SHARK_UART1_tx_dma_clk);
  153. dma_deinit(uart->tx_dma_ch);
  154. dma_init_struct.direction = DMA_MEMORY_TO_PERIPHERAL;
  155. dma_init_struct.memory_inc = DMA_MEMORY_INCREASE_ENABLE;
  156. dma_init_struct.memory_width = DMA_MEMORY_WIDTH_8BIT;
  157. dma_init_struct.periph_addr = (u32) &USART_TDATA(uart->uart_com);
  158. dma_init_struct.periph_inc = DMA_PERIPH_INCREASE_DISABLE;
  159. dma_init_struct.periph_width = DMA_PERIPHERAL_WIDTH_8BIT;
  160. dma_init_struct.priority = DMA_PRIORITY_ULTRA_HIGH;
  161. dma_init(uart->tx_dma_ch, &dma_init_struct);
  162. dma_circulation_disable(uart->tx_dma_ch);
  163. dma_memory_to_memory_disable(uart->tx_dma_ch);
  164. usart_dma_transmit_config(uart->uart_com, USART_DENT_ENABLE);
  165. }
  166. static void shark_uart_rx_dma_init(shark_uart_t *uart){
  167. dma_parameter_struct dma_init_struct;
  168. rcu_periph_clock_enable(_uart_index(uart->uart_com)== SHARK_UART0?SHARK_UART0_rx_dma_clk:SHARK_UART1_rx_dma_clk);
  169. dma_deinit(uart->rx_dma_ch);
  170. dma_init_struct.direction = DMA_PERIPHERAL_TO_MEMORY;
  171. dma_init_struct.memory_inc = DMA_MEMORY_INCREASE_ENABLE;
  172. dma_init_struct.memory_width = DMA_MEMORY_WIDTH_8BIT;
  173. dma_init_struct.memory_addr = (u32)uart->rx_queue.buffer;
  174. dma_init_struct.number = uart->rx_queue.buffer_len;
  175. dma_init_struct.periph_addr = (u32) &USART_RDATA(uart->uart_com);
  176. dma_init_struct.periph_inc = DMA_PERIPH_INCREASE_DISABLE;
  177. dma_init_struct.periph_width = DMA_PERIPHERAL_WIDTH_8BIT;
  178. dma_init_struct.priority = DMA_PRIORITY_ULTRA_HIGH;
  179. dma_init(uart->rx_dma_ch, &dma_init_struct);
  180. dma_circulation_enable(uart->rx_dma_ch);
  181. dma_memory_to_memory_disable(uart->rx_dma_ch);
  182. dma_channel_enable(uart->rx_dma_ch);
  183. usart_dma_receive_config(uart->uart_com, USART_DENR_ENABLE);
  184. }
  185. static void shark_uart_pin_init(shark_uart_t *uart){
  186. if (_uart_index(uart->uart_com) == SHARK_UART0) {
  187. rcu_periph_clock_enable(SHARK_UART0_clk);
  188. rcu_periph_clock_enable(SHARK_UART0_rx_gpio_clk);
  189. rcu_periph_clock_enable(SHARK_UART0_tx_gpio_clk);
  190. gpio_af_set(SHARK_UART0_tx_port, GPIO_AF_0,SHARK_UART0_tx_pin);
  191. gpio_mode_set(SHARK_UART0_tx_port, GPIO_MODE_AF, GPIO_PUPD_PULLUP, SHARK_UART0_tx_pin);
  192. gpio_output_options_set(SHARK_UART0_tx_port, GPIO_OTYPE_PP, GPIO_OSPEED_50MHZ, SHARK_UART0_tx_pin);
  193. gpio_af_set(SHARK_UART0_rx_port, GPIO_AF_0,SHARK_UART0_rx_pin);
  194. gpio_mode_set(SHARK_UART0_rx_port, GPIO_MODE_AF, GPIO_PUPD_PULLUP, SHARK_UART0_rx_pin);
  195. gpio_output_options_set(SHARK_UART0_rx_port, GPIO_OTYPE_PP, GPIO_OSPEED_50MHZ,SHARK_UART0_rx_pin);
  196. }else {
  197. rcu_periph_clock_enable(SHARK_UART1_clk);
  198. rcu_periph_clock_enable(SHARK_UART1_rx_gpio_clk);
  199. rcu_periph_clock_enable(SHARK_UART1_tx_gpio_clk);
  200. gpio_af_set(SHARK_UART1_tx_port, GPIO_AF_1,SHARK_UART1_tx_pin);
  201. gpio_mode_set(SHARK_UART1_tx_port, GPIO_MODE_AF, GPIO_PUPD_PULLUP, SHARK_UART1_tx_pin);
  202. gpio_output_options_set(SHARK_UART1_tx_port, GPIO_OTYPE_PP, GPIO_OSPEED_50MHZ, SHARK_UART1_tx_pin);
  203. gpio_af_set(SHARK_UART1_rx_port, GPIO_AF_1,SHARK_UART1_rx_pin);
  204. gpio_mode_set(SHARK_UART1_rx_port, GPIO_MODE_AF, GPIO_PUPD_PULLUP, SHARK_UART1_rx_pin);
  205. gpio_output_options_set(SHARK_UART1_rx_port, GPIO_OTYPE_PP, GPIO_OSPEED_50MHZ,SHARK_UART1_rx_pin);
  206. }
  207. }
  208. static void shark_uart_device_init(shark_uart_t *uart){
  209. usart_deinit(uart->uart_com);
  210. usart_baudrate_set(uart->uart_com, SHARK_UART_BAUDRATE);
  211. usart_word_length_set(uart->uart_com, USART_WL_8BIT);
  212. usart_stop_bit_set(uart->uart_com, USART_STB_1BIT);
  213. usart_parity_config(uart->uart_com, USART_PM_NONE);
  214. usart_hardware_flow_rts_config(uart->uart_com, USART_RTS_DISABLE);
  215. usart_hardware_flow_cts_config(uart->uart_com, USART_CTS_DISABLE);
  216. usart_receive_config(uart->uart_com, USART_RECEIVE_ENABLE);
  217. usart_transmit_config(uart->uart_com, USART_TRANSMIT_ENABLE);
  218. }
  219. static u32 shark_uart_handler(void)
  220. {
  221. shark_uart_t *uart = _shark_uart + SHARK_UART0;
  222. if (uart->uart_com != 0) {
  223. shark_uart_rx(uart);
  224. shark_uart_dma_tx(uart);
  225. }
  226. uart = _shark_uart + SHARK_UART1;
  227. if (uart->uart_com != 0) {
  228. shark_uart_rx(uart);
  229. shark_uart_dma_tx(uart);
  230. }
  231. return 0;
  232. }
  233. static u8 *tx_cache_addr(uart_enum_t uart_no){
  234. return (uart_no == SHARK_UART0)?shark_uart0_tx_cache:shark_uart1_tx_cache;
  235. }
  236. void shark_uart_deinit(uart_enum_t uart_no){
  237. shark_uart_t *uart = _shark_uart + uart_no;
  238. if (uart->uart_com != 0) {
  239. usart_disable(uart->uart_com);
  240. usart_deinit(uart->uart_com);
  241. rcu_periph_clock_enable(uart_no == SHARK_UART0?SHARK_UART0_clk:SHARK_UART1_clk);
  242. dma_channel_disable(uart->rx_dma_ch);
  243. dma_channel_disable(uart->tx_dma_ch);
  244. rcu_periph_clock_disable(uart_no == SHARK_UART0?SHARK_UART0_tx_dma_clk:SHARK_UART1_tx_dma_clk);
  245. rcu_periph_clock_disable(uart_no == SHARK_UART0?SHARK_UART0_rx_dma_clk:SHARK_UART1_rx_dma_clk);
  246. }
  247. if (uart_no == SHARK_UART0) {
  248. UART0_IR_EN(0);
  249. }else {
  250. UART1_IR_EN(0);
  251. }
  252. new_prococol = false;
  253. }
  254. void shark_uart_init(uart_enum_t uart_no)
  255. {
  256. shark_uart_t *uart = _shark_uart + uart_no;
  257. uart->escape = false;
  258. uart->rx_length = 0;
  259. uart->tx_length = 0;
  260. uart->uart_com = (uart_no == SHARK_UART0)?SHARK_UART0_com:SHARK_UART1_com;
  261. circle_buffer_init(&uart->rx_queue, shark_uart_rx_cache, SHARK_UART_TX_MEM_SIZE);
  262. byte_queue_init(&uart->tx_queue,tx_cache_addr(uart_no), SHARK_UART_TX_MEM_SIZE);
  263. uart->rx_dma_ch = (uart_no == SHARK_UART0)?SHARK_UART0_rx_dma_ch:SHARK_UART1_rx_dma_ch;
  264. uart->tx_dma_ch = (uart_no == SHARK_UART0)?SHARK_UART0_tx_dma_ch:SHARK_UART1_tx_dma_ch;
  265. shark_uart_pin_init(uart);
  266. shark_uart_device_init(uart);
  267. shark_uart_rx_dma_init(uart);
  268. shark_uart_tx_dma_init(uart);
  269. usart_enable(uart->uart_com);
  270. if (_uart_task.handler == NULL) {
  271. _uart_task.handler = shark_uart_handler;
  272. shark_task_add(&_uart_task);
  273. }
  274. if (uart_no == SHARK_UART0) {
  275. UART0_IR_EN(1);
  276. }else {
  277. UART1_IR_EN(1);
  278. }
  279. _rx_time = 0xFFFFFFFFFFFFL;
  280. }
  281. static void shark_uart_write_byte_esc(shark_uart_t *uart, u8 value)
  282. {
  283. switch (value) {
  284. case CH_START:
  285. shark_uart_write_byte(uart, CH_ESC);
  286. value = CH_ESC_START;
  287. break;
  288. case CH_END:
  289. shark_uart_write_byte(uart, CH_ESC);
  290. value = CH_ESC_END;
  291. break;
  292. case CH_ESC:
  293. shark_uart_write_byte(uart, CH_ESC);
  294. value = CH_ESC_ESC;
  295. break;
  296. }
  297. shark_uart_write_byte(uart, value);
  298. }
  299. static void shark_uart_write_esc(shark_uart_t *uart, const u8 *buff, u16 length)
  300. {
  301. const u8 *buff_end;
  302. for (buff_end = buff + length; buff < buff_end; buff++) {
  303. shark_uart_write_byte_esc(uart, *buff);
  304. }
  305. }
  306. static void shark_uart_tx_start(shark_uart_t *uart)
  307. {
  308. shark_uart_write_byte(uart, CH_START);
  309. uart->tx_crc16 = 0;
  310. }
  311. static void shark_uart_tx_continue(shark_uart_t *uart, const void *buff, u16 length)
  312. {
  313. shark_uart_write_esc(uart, (const u8 *) buff, length);
  314. uart->tx_crc16 = shark_crc16_update(uart->tx_crc16, (const u8 *) buff, length);
  315. }
  316. static void shark_uart_tx_end(shark_uart_t *uart)
  317. {
  318. shark_uart_write_esc(uart, (u8 *)&uart->tx_crc16, sizeof(uart->tx_crc16));
  319. shark_uart_write_byte(uart, CH_END);
  320. }
  321. void shark_uart_write_frame(uart_enum_t uart_no, uint8_t *bytes, int len){
  322. shark_uart_t *uart = _shark_uart + uart_no;
  323. shark_uart_tx_start(uart);
  324. shark_uart_tx_continue(uart, bytes, len);
  325. shark_uart_tx_end(uart);
  326. }
  327. void shark_uart_frame_start(uart_enum_t uart_no, uint8_t *bytes, int len){
  328. shark_uart_t *uart = _shark_uart + uart_no;
  329. shark_uart_tx_start(uart);
  330. shark_uart_tx_continue(uart, bytes, len);
  331. }
  332. void shark_uart_frame_continue(uart_enum_t uart_no, uint8_t *bytes, int len){
  333. shark_uart_t *uart = _shark_uart + uart_no;
  334. shark_uart_tx_continue(uart, bytes, len);
  335. }
  336. void shark_uart_frame_end(uart_enum_t uart_no){
  337. shark_uart_tx_end(_shark_uart + uart_no);
  338. }