uart.c 15 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170171172173174175176177178179180181182183184185186187188189190191192193194195196197198199200201202203204205206207208209210211212213214215216217218219220221222223224225226227228229230231232233234235236237238239240241242243244245246247248249250251252253254255256257258259260261262263264265266267268269270271272273274275276277278279280281282283284285286287288289290291292293294295296297298299300301302303304305306307308309310311312313314315316317318319320321322323324325326327328329330331332333334335336337338339340341342343344345346347348349350351352353354355356357358359360361362363364365366367368369370371372373374375376377378379380381382383384385386387388389390391392393394395396397398399400401402403404405406407408409410411412413414415416417418419420421422423424425426427428429430431432433434435436437438439440441442443444445446447448449450451452453454455456457458459460461462463464465466467468469470
  1. #include "uart.h"
  2. #include "bsp/shark_bsp.h"
  3. #include "bsp/gpio.h"
  4. #include "libs/shark_libs.h"
  5. #define SHARK_UART_BAUDRATE 38400
  6. #define SHARK_UART0_com USART0
  7. #define SHARK_UART0_tx_port GPIOB
  8. #define SHARK_UART0_tx_pin GPIO_PIN_6
  9. #define SHARK_UART0_rx_port GPIOB
  10. #define SHARK_UART0_rx_pin GPIO_PIN_7
  11. #define SHARK_UART0_irq USART0_IRQn
  12. #define SHARK_UART0_clk RCU_USART0
  13. #define SHARK_UART0_tx_gpio_clk RCU_GPIOB
  14. #define SHARK_UART0_rx_gpio_clk RCU_GPIOB
  15. #define SHARK_UART0_tx_dma DMA
  16. #define SHARK_UART0_tx_dma_ch DMA_CH1
  17. #define SHARK_UART0_tx_dma_clk RCU_DMA
  18. #define SHARK_UART0_rx_dma DMA
  19. #define SHARK_UART0_rx_dma_ch DMA_CH2
  20. #define SHARK_UART0_rx_dma_clk RCU_DMA
  21. #define SHARK_UART1_com USART1
  22. #define SHARK_UART1_tx_port GPIOA
  23. #define SHARK_UART1_tx_pin GPIO_PIN_2
  24. #define SHARK_UART1_rx_port GPIOA
  25. #define SHARK_UART1_rx_pin GPIO_PIN_3
  26. #define SHARK_UART1_irq USART1_IRQn
  27. #define SHARK_UART1_clk RCU_USART1
  28. #define SHARK_UART1_tx_gpio_clk RCU_GPIOA
  29. #define SHARK_UART1_rx_gpio_clk RCU_GPIOA
  30. #define SHARK_UART1_tx_dma DMA
  31. #define SHARK_UART1_tx_dma_ch DMA_CH3
  32. #define SHARK_UART1_tx_dma_clk RCU_DMA
  33. #define SHARK_UART1_rx_dma DMA
  34. #define SHARK_UART1_rx_dma_ch DMA_CH4
  35. #define SHARK_UART1_rx_dma_clk RCU_DMA
  36. // ================================================================================
  37. static u8 shark_uart0_tx_cache[SHARK_UART_TX_MEM_SIZE];
  38. #if UART_NUM==2
  39. static u8 shark_uart1_tx_cache[SHARK_UART_TX_MEM_SIZE];
  40. #endif
  41. static u8 shark_uart_rx_cache[SHARK_UART_RX_MEM_SIZE];
  42. static shark_uart_t _shark_uart[UART_NUM];
  43. static shark_task_t _uart_task;
  44. static u64 _rx_time;
  45. ///static bool uart_no_data = false;
  46. #define update_dma_w_pos(uart) circle_update_write_position(&uart->rx_queue, SHARK_UART_RX_MEM_SIZE - DMA_CHCNT(uart->rx_dma_ch))
  47. extern void protocol_recv_frame(uart_enum_t uart_no, char *data, int len);
  48. extern void protocol_old_recv_frame(uart_enum_t uart_no, uint8_t *data, int len);
  49. // ================================================================================
  50. static uart_enum_t _uart_index(uint32_t com){
  51. return com == SHARK_UART0_com?SHARK_UART0:SHARK_UART1;
  52. }
  53. static bool shark_uart_on_rx_frame(shark_uart_t *uart)
  54. {
  55. u16 crc0 = shark_decode_u16(uart->rx_frame + uart->rx_length);
  56. u16 crc1 = shark_crc16_check(uart->rx_frame, uart->rx_length);
  57. if (crc0 != crc1) {
  58. return false;
  59. }
  60. protocol_recv_frame(_uart_index(uart->uart_com), (char *)uart->rx_frame, uart->rx_length);
  61. return true;
  62. }
  63. static void shark_uart_rx(shark_uart_t *uart){
  64. while(1) {
  65. u8 data;
  66. update_dma_w_pos(uart);
  67. if (circle_get_one_data(&uart->rx_queue, &data) != 1) {
  68. if (shark_get_mseconds() >= (30 + _rx_time)) {
  69. //_rx_time = 0xFFFFFFFFFFFFL;
  70. if (uart->rx_length_old_prot > 0){
  71. protocol_old_recv_frame(_uart_index(uart->uart_com), uart->rx_frame_old_prot, uart->rx_length_old_prot);
  72. uart->rx_length_old_prot = 0;
  73. }
  74. }
  75. if (shark_get_mseconds() >= (UART_TIMEOUT + _rx_time)){
  76. uart->uart_no_data = true;
  77. }else {
  78. uart->uart_no_data = false;
  79. }
  80. break;
  81. }
  82. _rx_time = shark_get_mseconds();
  83. uart->rx_frame_old_prot[uart->rx_length_old_prot ++] = data;
  84. if (uart->rx_length_old_prot == sizeof(uart->rx_frame_old_prot)){
  85. uart->rx_length_old_prot = 0;
  86. }
  87. switch(data){
  88. case CH_START:
  89. uart->rx_length = 0;
  90. uart->escape = false;
  91. break;
  92. case CH_END:
  93. if (uart->rx_length > 2 && uart->rx_length != 0xFFFF){
  94. uart->rx_length -= 2; //skip crc
  95. shark_uart_on_rx_frame(uart);
  96. }
  97. uart->rx_length = 0xFFFF;
  98. break;
  99. case CH_ESC:
  100. uart->escape = true;
  101. break;
  102. default:
  103. if (uart->escape) {
  104. uart->escape = false;
  105. switch (data) {
  106. case CH_ESC_START:
  107. data = CH_START;
  108. break;
  109. case CH_ESC_END:
  110. data = CH_END;
  111. break;
  112. case CH_ESC_ESC:
  113. data = CH_ESC;
  114. break;
  115. default:
  116. data = 0xFF;
  117. }
  118. }
  119. if (uart->rx_length < sizeof(uart->rx_frame)) {
  120. uart->rx_frame[uart->rx_length] = data;
  121. uart->rx_length++;
  122. } else {
  123. uart->rx_length = 0xFFFF;
  124. }
  125. }
  126. }
  127. }
  128. static void shark_uart_dma_tx(shark_uart_t *uart)
  129. {
  130. u32 value = DMA_CHCTL(uart->tx_dma_ch);
  131. if (value & DMA_CHXCTL_CHEN) {
  132. if (SET != dma_flag_get(uart->tx_dma_ch, DMA_FLAG_FTF)) {
  133. return;
  134. }
  135. byte_queue_skip(&uart->tx_queue, uart->tx_length);
  136. DMA_CHCTL(uart->tx_dma_ch) = value & (~DMA_CHXCTL_CHEN);
  137. }
  138. uart->tx_length = byte_queue_peek(&uart->tx_queue);
  139. if (uart->tx_length > 0) {
  140. DMA_CHCNT(uart->tx_dma_ch) = uart->tx_length;
  141. DMA_CHMADDR(uart->tx_dma_ch) = (u32) byte_queue_head(&uart->tx_queue);
  142. dma_flag_clear(uart->tx_dma_ch, DMA_FLAG_FTF);
  143. DMA_CHCTL(uart->tx_dma_ch) = value | DMA_CHXCTL_CHEN;
  144. }
  145. }
  146. static void shark_uart_write(shark_uart_t *uart, const u8 *buff, u16 size)
  147. {
  148. while (size > 0) {
  149. u16 length = byte_queue_write(&uart->tx_queue, buff, size);
  150. if (length == size) {
  151. shark_uart_dma_tx(uart);
  152. break;
  153. }
  154. shark_uart_dma_tx(uart);
  155. buff += length;
  156. size -= length;
  157. }
  158. }
  159. static void shark_uart_write_byte(shark_uart_t *uart, u8 value)
  160. {
  161. shark_uart_write(uart, &value, 1);
  162. }
  163. static void shark_uart_tx_dma_init(shark_uart_t *uart){
  164. dma_parameter_struct dma_init_struct;
  165. rcu_periph_clock_enable(_uart_index(uart->uart_com)== SHARK_UART0?SHARK_UART0_tx_dma_clk:SHARK_UART1_tx_dma_clk);
  166. dma_deinit(uart->tx_dma_ch);
  167. dma_init_struct.direction = DMA_MEMORY_TO_PERIPHERAL;
  168. dma_init_struct.memory_inc = DMA_MEMORY_INCREASE_ENABLE;
  169. dma_init_struct.memory_width = DMA_MEMORY_WIDTH_8BIT;
  170. dma_init_struct.periph_addr = (u32) &USART_TDATA(uart->uart_com);
  171. dma_init_struct.periph_inc = DMA_PERIPH_INCREASE_DISABLE;
  172. dma_init_struct.periph_width = DMA_PERIPHERAL_WIDTH_8BIT;
  173. dma_init_struct.priority = DMA_PRIORITY_ULTRA_HIGH;
  174. dma_init(uart->tx_dma_ch, &dma_init_struct);
  175. dma_circulation_disable(uart->tx_dma_ch);
  176. dma_memory_to_memory_disable(uart->tx_dma_ch);
  177. usart_dma_transmit_config(uart->uart_com, USART_DENT_ENABLE);
  178. #if 0
  179. if (uart->tx_dma_ch == DMA_CH1) {
  180. nvic_irq_enable(DMA_Channel1_2_IRQn ,4, 0);
  181. }else {
  182. nvic_irq_enable(DMA_Channel3_4_IRQn ,4, 0);
  183. }
  184. dma_interrupt_enable(uart->tx_dma_ch, DMA_INT_FTF);
  185. #endif
  186. }
  187. static void shark_uart_rx_dma_init(shark_uart_t *uart){
  188. dma_parameter_struct dma_init_struct;
  189. rcu_periph_clock_enable(_uart_index(uart->uart_com)== SHARK_UART0?SHARK_UART0_rx_dma_clk:SHARK_UART1_rx_dma_clk);
  190. dma_deinit(uart->rx_dma_ch);
  191. dma_init_struct.direction = DMA_PERIPHERAL_TO_MEMORY;
  192. dma_init_struct.memory_inc = DMA_MEMORY_INCREASE_ENABLE;
  193. dma_init_struct.memory_width = DMA_MEMORY_WIDTH_8BIT;
  194. dma_init_struct.memory_addr = (u32)uart->rx_queue.buffer;
  195. dma_init_struct.number = uart->rx_queue.buffer_len;
  196. dma_init_struct.periph_addr = (u32) &USART_RDATA(uart->uart_com);
  197. dma_init_struct.periph_inc = DMA_PERIPH_INCREASE_DISABLE;
  198. dma_init_struct.periph_width = DMA_PERIPHERAL_WIDTH_8BIT;
  199. dma_init_struct.priority = DMA_PRIORITY_ULTRA_HIGH;
  200. dma_init(uart->rx_dma_ch, &dma_init_struct);
  201. dma_circulation_enable(uart->rx_dma_ch);
  202. dma_memory_to_memory_disable(uart->rx_dma_ch);
  203. dma_channel_enable(uart->rx_dma_ch);
  204. usart_dma_receive_config(uart->uart_com, USART_DENR_ENABLE);
  205. }
  206. static void shark_uart_pin_init(shark_uart_t *uart){
  207. if (_uart_index(uart->uart_com) == SHARK_UART0) {
  208. rcu_periph_clock_enable(SHARK_UART0_clk);
  209. rcu_periph_clock_enable(SHARK_UART0_rx_gpio_clk);
  210. rcu_periph_clock_enable(SHARK_UART0_tx_gpio_clk);
  211. gpio_af_set(SHARK_UART0_tx_port, GPIO_AF_0,SHARK_UART0_tx_pin);
  212. gpio_mode_set(SHARK_UART0_tx_port, GPIO_MODE_AF, GPIO_PUPD_PULLUP, SHARK_UART0_tx_pin);
  213. gpio_output_options_set(SHARK_UART0_tx_port, GPIO_OTYPE_PP, GPIO_OSPEED_50MHZ, SHARK_UART0_tx_pin);
  214. gpio_af_set(SHARK_UART0_rx_port, GPIO_AF_0,SHARK_UART0_rx_pin);
  215. gpio_mode_set(SHARK_UART0_rx_port, GPIO_MODE_AF, GPIO_PUPD_PULLUP, SHARK_UART0_rx_pin);
  216. gpio_output_options_set(SHARK_UART0_rx_port, GPIO_OTYPE_PP, GPIO_OSPEED_50MHZ,SHARK_UART0_rx_pin);
  217. }else {
  218. rcu_periph_clock_enable(SHARK_UART1_clk);
  219. rcu_periph_clock_enable(SHARK_UART1_rx_gpio_clk);
  220. rcu_periph_clock_enable(SHARK_UART1_tx_gpio_clk);
  221. gpio_af_set(SHARK_UART1_tx_port, GPIO_AF_1,SHARK_UART1_tx_pin);
  222. gpio_mode_set(SHARK_UART1_tx_port, GPIO_MODE_AF, GPIO_PUPD_PULLUP, SHARK_UART1_tx_pin);
  223. gpio_output_options_set(SHARK_UART1_tx_port, GPIO_OTYPE_PP, GPIO_OSPEED_50MHZ, SHARK_UART1_tx_pin);
  224. gpio_af_set(SHARK_UART1_rx_port, GPIO_AF_1,SHARK_UART1_rx_pin);
  225. gpio_mode_set(SHARK_UART1_rx_port, GPIO_MODE_AF, GPIO_PUPD_PULLUP, SHARK_UART1_rx_pin);
  226. gpio_output_options_set(SHARK_UART1_rx_port, GPIO_OTYPE_PP, GPIO_OSPEED_50MHZ,SHARK_UART1_rx_pin);
  227. }
  228. }
  229. static void shark_uart_pin_deinit(shark_uart_t *uart){
  230. if (_uart_index(uart->uart_com) == SHARK_UART0) {
  231. gpio_mode_set(SHARK_UART0_tx_port, GPIO_MODE_OUTPUT, GPIO_PUPD_NONE, SHARK_UART0_tx_pin);
  232. gpio_bit_set(SHARK_UART0_tx_port, SHARK_UART0_tx_pin);
  233. gpio_mode_set(SHARK_UART0_rx_port, GPIO_MODE_INPUT, GPIO_PUPD_NONE, SHARK_UART0_rx_pin);
  234. }else {
  235. gpio_mode_set(SHARK_UART1_tx_port, GPIO_MODE_OUTPUT, GPIO_PUPD_NONE, SHARK_UART1_tx_pin);
  236. gpio_bit_set(SHARK_UART1_tx_port, SHARK_UART1_tx_pin);
  237. gpio_mode_set(SHARK_UART1_rx_port, GPIO_MODE_INPUT, GPIO_PUPD_NONE, SHARK_UART1_rx_pin);
  238. }
  239. }
  240. static void shark_uart_device_init(shark_uart_t *uart){
  241. usart_deinit(uart->uart_com);
  242. usart_baudrate_set(uart->uart_com, SHARK_UART_BAUDRATE);
  243. usart_word_length_set(uart->uart_com, USART_WL_8BIT);
  244. usart_stop_bit_set(uart->uart_com, USART_STB_1BIT);
  245. usart_parity_config(uart->uart_com, USART_PM_NONE);
  246. usart_hardware_flow_rts_config(uart->uart_com, USART_RTS_DISABLE);
  247. usart_hardware_flow_cts_config(uart->uart_com, USART_CTS_DISABLE);
  248. usart_receive_config(uart->uart_com, USART_RECEIVE_ENABLE);
  249. usart_transmit_config(uart->uart_com, USART_TRANSMIT_ENABLE);
  250. }
  251. static u32 shark_uart_handler(void)
  252. {
  253. shark_uart_t *uart = _shark_uart + SHARK_UART0;
  254. if (uart->uart_com != 0) {
  255. shark_uart_rx(uart);
  256. shark_uart_dma_tx(uart);
  257. }
  258. uart = _shark_uart + SHARK_UART1;
  259. if (uart->uart_com != 0) {
  260. shark_uart_rx(uart);
  261. shark_uart_dma_tx(uart);
  262. }
  263. return 0;
  264. }
  265. void shark_uart_flush(void){
  266. shark_uart_t *uart = _shark_uart + SHARK_UART0;
  267. if (uart->uart_com != 0) {
  268. shark_uart_dma_tx(uart);
  269. }
  270. uart = _shark_uart + SHARK_UART1;
  271. if (uart->uart_com != 0) {
  272. shark_uart_dma_tx(uart);
  273. }
  274. }
  275. #if 0
  276. void DMA_Channel1_2_IRQHandler(void){
  277. shark_uart_t *uart = _shark_uart + SHARK_UART0;
  278. if (dma_interrupt_flag_get(uart->tx_dma_ch, DMA_INT_FLAG_FTF) != RESET){
  279. shark_uart_dma_tx(uart);
  280. dma_interrupt_flag_clear(uart->tx_dma_ch, DMA_INT_FLAG_FTF);
  281. }
  282. }
  283. void DMA_Channel3_4_IRQHandler(void){
  284. shark_uart_t *uart = _shark_uart + SHARK_UART1;
  285. if (dma_interrupt_flag_get(uart->tx_dma_ch, DMA_INT_FLAG_FTF) != RESET){
  286. shark_uart_dma_tx(uart);
  287. dma_interrupt_flag_clear(uart->tx_dma_ch, DMA_INT_FLAG_FTF);
  288. }
  289. }
  290. #endif
  291. static u8 *tx_cache_addr(uart_enum_t uart_no){
  292. #if UART_NUM==2
  293. return (uart_no == SHARK_UART0)?shark_uart0_tx_cache:shark_uart1_tx_cache;
  294. #else
  295. return shark_uart0_tx_cache;
  296. #endif
  297. }
  298. void shark_uart_deinit(uart_enum_t uart_no){
  299. shark_uart_t *uart = _shark_uart + uart_no;
  300. if (uart->uart_com != 0) {
  301. usart_disable(uart->uart_com);
  302. usart_deinit(uart->uart_com);
  303. rcu_periph_clock_disable(uart_no == SHARK_UART0?SHARK_UART0_clk:SHARK_UART1_clk);
  304. dma_channel_disable(uart->rx_dma_ch);
  305. dma_channel_disable(uart->tx_dma_ch);
  306. rcu_periph_clock_disable(uart_no == SHARK_UART0?SHARK_UART0_tx_dma_clk:SHARK_UART1_tx_dma_clk);
  307. rcu_periph_clock_disable(uart_no == SHARK_UART0?SHARK_UART0_rx_dma_clk:SHARK_UART1_rx_dma_clk);
  308. shark_uart_pin_deinit(uart);
  309. }
  310. if (uart_no == SHARK_UART0) {
  311. UART0_IR_EN(0);
  312. }else {
  313. UART1_IR_EN(0);
  314. }
  315. }
  316. bool shark_uart_timeout(void){
  317. return (_shark_uart[0].uart_no_data && _shark_uart[1].uart_no_data)?TRUE:FALSE;
  318. }
  319. void shark_uart_init(uart_enum_t uart_no)
  320. {
  321. shark_uart_t *uart = _shark_uart + uart_no;
  322. uart->escape = false;
  323. uart->rx_length = 0;
  324. uart->tx_length = 0;
  325. uart->uart_com = (uart_no == SHARK_UART0)?SHARK_UART0_com:SHARK_UART1_com;
  326. circle_buffer_init(&uart->rx_queue, shark_uart_rx_cache, SHARK_UART_TX_MEM_SIZE);
  327. byte_queue_init(&uart->tx_queue,tx_cache_addr(uart_no), SHARK_UART_TX_MEM_SIZE);
  328. uart->rx_dma_ch = (uart_no == SHARK_UART0)?SHARK_UART0_rx_dma_ch:SHARK_UART1_rx_dma_ch;
  329. uart->tx_dma_ch = (uart_no == SHARK_UART0)?SHARK_UART0_tx_dma_ch:SHARK_UART1_tx_dma_ch;
  330. shark_uart_pin_init(uart);
  331. shark_uart_device_init(uart);
  332. shark_uart_rx_dma_init(uart);
  333. shark_uart_tx_dma_init(uart);
  334. usart_enable(uart->uart_com);
  335. if (_uart_task.handler == NULL) {
  336. _uart_task.handler = shark_uart_handler;
  337. shark_task_add(&_uart_task);
  338. }
  339. if (uart_no == SHARK_UART0) {
  340. UART0_IR_EN(1);
  341. }else {
  342. UART1_IR_EN(1);
  343. }
  344. _rx_time = shark_get_mseconds();
  345. uart->uart_no_data = false;
  346. }
  347. static void shark_uart_write_byte_esc(shark_uart_t *uart, u8 value)
  348. {
  349. switch (value) {
  350. case CH_START:
  351. shark_uart_write_byte(uart, CH_ESC);
  352. value = CH_ESC_START;
  353. break;
  354. case CH_END:
  355. shark_uart_write_byte(uart, CH_ESC);
  356. value = CH_ESC_END;
  357. break;
  358. case CH_ESC:
  359. shark_uart_write_byte(uart, CH_ESC);
  360. value = CH_ESC_ESC;
  361. break;
  362. }
  363. shark_uart_write_byte(uart, value);
  364. }
  365. static void shark_uart_write_esc(shark_uart_t *uart, const u8 *buff, u16 length)
  366. {
  367. const u8 *buff_end;
  368. for (buff_end = buff + length; buff < buff_end; buff++) {
  369. shark_uart_write_byte_esc(uart, *buff);
  370. }
  371. }
  372. static void shark_uart_tx_start(shark_uart_t *uart)
  373. {
  374. shark_uart_write_byte(uart, CH_START);
  375. uart->tx_crc16 = 0;
  376. }
  377. static void shark_uart_tx_continue(shark_uart_t *uart, const void *buff, u16 length)
  378. {
  379. shark_uart_write_esc(uart, (const u8 *) buff, length);
  380. uart->tx_crc16 = shark_crc16_update(uart->tx_crc16, (const u8 *) buff, length);
  381. }
  382. static void shark_uart_tx_end(shark_uart_t *uart)
  383. {
  384. shark_uart_write_esc(uart, (u8 *)&uart->tx_crc16, sizeof(uart->tx_crc16));
  385. shark_uart_write_byte(uart, CH_END);
  386. }
  387. void shark_uart_write_frame(uart_enum_t uart_no, uint8_t *bytes, int len){
  388. shark_uart_t *uart = _shark_uart + uart_no;
  389. shark_uart_tx_start(uart);
  390. shark_uart_tx_continue(uart, bytes, len);
  391. shark_uart_tx_end(uart);
  392. }
  393. void shark_uart_frame_start(uart_enum_t uart_no, uint8_t *bytes, int len){
  394. shark_uart_t *uart = _shark_uart + uart_no;
  395. shark_uart_tx_start(uart);
  396. shark_uart_tx_continue(uart, bytes, len);
  397. }
  398. void shark_uart_frame_continue(uart_enum_t uart_no, uint8_t *bytes, int len){
  399. shark_uart_t *uart = _shark_uart + uart_no;
  400. shark_uart_tx_continue(uart, bytes, len);
  401. }
  402. void shark_uart_frame_end(uart_enum_t uart_no){
  403. shark_uart_tx_end(_shark_uart + uart_no);
  404. }
  405. void shark_uart_write_bytes(uart_enum_t uart_no, u8 *buff, u16 size){
  406. shark_uart_write(_shark_uart + uart_no, buff, size);
  407. }