stm32f3xx_hal_i2s.h 19 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170171172173174175176177178179180181182183184185186187188189190191192193194195196197198199200201202203204205206207208209210211212213214215216217218219220221222223224225226227228229230231232233234235236237238239240241242243244245246247248249250251252253254255256257258259260261262263264265266267268269270271272273274275276277278279280281282283284285286287288289290291292293294295296297298299300301302303304305306307308309310311312313314315316317318319320321322323324325326327328329330331332333334335336337338339340341342343344345346347348349350351352353354355356357358359360361362363364365366367368369370371372373374375376377378379380381382383384385386387388389390391392393394395396397398399400401402403404405406407408409410411412413414415416417418419420421422423424425426427428429430431432433434435436437438439440441442443444445446447448449450451452453454455456457458459460461462463464465466467468469470471472473474475476477478479480481482483484485486
  1. /**
  2. ******************************************************************************
  3. * @file stm32f3xx_hal_i2s.h
  4. * @author MCD Application Team
  5. * @brief Header file of I2S HAL module.
  6. ******************************************************************************
  7. * @attention
  8. *
  9. * <h2><center>&copy; COPYRIGHT(c) 2016 STMicroelectronics</center></h2>
  10. *
  11. * Redistribution and use in source and binary forms, with or without modification,
  12. * are permitted provided that the following conditions are met:
  13. * 1. Redistributions of source code must retain the above copyright notice,
  14. * this list of conditions and the following disclaimer.
  15. * 2. Redistributions in binary form must reproduce the above copyright notice,
  16. * this list of conditions and the following disclaimer in the documentation
  17. * and/or other materials provided with the distribution.
  18. * 3. Neither the name of STMicroelectronics nor the names of its contributors
  19. * may be used to endorse or promote products derived from this software
  20. * without specific prior written permission.
  21. *
  22. * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS"
  23. * AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE
  24. * IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE
  25. * DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT HOLDER OR CONTRIBUTORS BE LIABLE
  26. * FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL
  27. * DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR
  28. * SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER
  29. * CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY,
  30. * OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE
  31. * OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
  32. *
  33. ******************************************************************************
  34. */
  35. /* Define to prevent recursive inclusion -------------------------------------*/
  36. #ifndef __STM32F3xx_HAL_I2S_H
  37. #define __STM32F3xx_HAL_I2S_H
  38. #ifdef __cplusplus
  39. extern "C" {
  40. #endif
  41. #if defined(STM32F302xE) || defined(STM32F303xE) || defined(STM32F398xx) || \
  42. defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx) || \
  43. defined(STM32F301x8) || defined(STM32F302x8) || defined(STM32F318xx) || \
  44. defined(STM32F373xC) || defined(STM32F378xx)
  45. /* Includes ------------------------------------------------------------------*/
  46. #include "stm32f3xx_hal_def.h"
  47. /** @addtogroup STM32F3xx_HAL_Driver
  48. * @{
  49. */
  50. /** @addtogroup I2S
  51. * @{
  52. */
  53. /* Exported types ------------------------------------------------------------*/
  54. /** @defgroup I2S_Exported_Types I2S Exported Types
  55. * @{
  56. */
  57. /**
  58. * @brief I2S Init structure definition
  59. */
  60. typedef struct
  61. {
  62. uint32_t Mode; /*!< Specifies the I2S operating mode.
  63. This parameter can be a value of @ref I2S_Mode */
  64. uint32_t Standard; /*!< Specifies the standard used for the I2S communication.
  65. This parameter can be a value of @ref I2S_Standard */
  66. uint32_t DataFormat; /*!< Specifies the data format for the I2S communication.
  67. This parameter can be a value of @ref I2S_Data_Format */
  68. uint32_t MCLKOutput; /*!< Specifies whether the I2S MCLK output is enabled or not.
  69. This parameter can be a value of @ref I2S_MCLK_Output */
  70. uint32_t AudioFreq; /*!< Specifies the frequency selected for the I2S communication.
  71. This parameter can be a value of @ref I2S_Audio_Frequency */
  72. uint32_t CPOL; /*!< Specifies the idle state of the I2S clock.
  73. This parameter can be a value of @ref I2S_Clock_Polarity */
  74. uint32_t ClockSource; /*!< Specifies the I2S Clock Source.
  75. This parameter can be a value of @ref I2S_Clock_Source */
  76. uint32_t FullDuplexMode; /*!< Specifies the I2S FullDuplex mode.
  77. This parameter can be a value of @ref I2S_FullDuplex_Mode */
  78. }I2S_InitTypeDef;
  79. /**
  80. * @brief HAL State structures definition
  81. */
  82. typedef enum
  83. {
  84. HAL_I2S_STATE_RESET = 0x00U, /*!< I2S not yet initialized or disabled */
  85. HAL_I2S_STATE_READY = 0x01U, /*!< I2S initialized and ready for use */
  86. HAL_I2S_STATE_BUSY = 0x02U, /*!< I2S internal process is ongoing */
  87. HAL_I2S_STATE_BUSY_TX = 0x03U, /*!< Data Transmission process is ongoing */
  88. HAL_I2S_STATE_BUSY_RX = 0x04U, /*!< Data Reception process is ongoing */
  89. HAL_I2S_STATE_BUSY_TX_RX = 0x05U, /*!< Data Transmission and Reception process is ongoing */
  90. HAL_I2S_STATE_TIMEOUT = 0x06U, /*!< I2S timeout state */
  91. HAL_I2S_STATE_ERROR = 0x07 /*!< I2S error state */
  92. }HAL_I2S_StateTypeDef;
  93. /**
  94. * @brief I2S handle Structure definition
  95. */
  96. typedef struct
  97. {
  98. SPI_TypeDef *Instance; /*!< I2S registers base address */
  99. I2S_InitTypeDef Init; /*!< I2S communication parameters */
  100. uint16_t *pTxBuffPtr; /*!< Pointer to I2S Tx transfer buffer */
  101. __IO uint16_t TxXferSize; /*!< I2S Tx transfer size */
  102. __IO uint16_t TxXferCount; /*!< I2S Tx transfer Counter */
  103. uint16_t *pRxBuffPtr; /*!< Pointer to I2S Rx transfer buffer */
  104. __IO uint16_t RxXferSize; /*!< I2S Rx transfer size */
  105. __IO uint16_t RxXferCount; /*!< I2S Rx transfer counter
  106. (This field is initialized at the
  107. same value as transfer size at the
  108. beginning of the transfer and
  109. decremented when a sample is received.
  110. NbSamplesReceived = RxBufferSize-RxBufferCount) */
  111. DMA_HandleTypeDef *hdmatx; /*!< I2S Tx DMA handle parameters */
  112. DMA_HandleTypeDef *hdmarx; /*!< I2S Rx DMA handle parameters */
  113. __IO HAL_LockTypeDef Lock; /*!< I2S locking object */
  114. __IO HAL_I2S_StateTypeDef State; /*!< I2S communication state */
  115. __IO uint32_t ErrorCode; /*!< I2S Error code
  116. This parameter can be a value of @ref I2S_Error */
  117. }I2S_HandleTypeDef;
  118. /**
  119. * @}
  120. */
  121. /* Exported constants --------------------------------------------------------*/
  122. /** @defgroup I2S_Exported_Constants I2S Exported Constants
  123. * @{
  124. */
  125. /** @defgroup I2S_Error I2S Error
  126. * @{
  127. */
  128. #define HAL_I2S_ERROR_NONE (0x00000000U) /*!< No error */
  129. #define HAL_I2S_ERROR_TIMEOUT (0x00000001U) /*!< Timeout error */
  130. #define HAL_I2S_ERROR_OVR (0x00000002U) /*!< OVR error */
  131. #define HAL_I2S_ERROR_UDR (0x00000004U) /*!< UDR error */
  132. #define HAL_I2S_ERROR_DMA (0x00000008U) /*!< DMA transfer error */
  133. #define HAL_I2S_ERROR_UNKNOW (0x00000010U) /*!< Unknow Error error */
  134. /**
  135. * @}
  136. */
  137. /** @defgroup I2S_Clock_Source I2S Clock Source
  138. * @{
  139. */
  140. #define I2S_CLOCK_EXTERNAL (0x00000001U)
  141. #define I2S_CLOCK_SYSCLK (0x00000002U)
  142. #define IS_I2S_CLOCKSOURCE(CLOCK) (((CLOCK) == I2S_CLOCK_EXTERNAL) || \
  143. ((CLOCK) == I2S_CLOCK_SYSCLK))
  144. /**
  145. * @}
  146. */
  147. /** @defgroup I2S_Mode I2S Mode
  148. * @{
  149. */
  150. #define I2S_MODE_SLAVE_TX (0x00000000U)
  151. #define I2S_MODE_SLAVE_RX (0x00000100U)
  152. #define I2S_MODE_MASTER_TX (0x00000200U)
  153. #define I2S_MODE_MASTER_RX (0x00000300U)
  154. #define IS_I2S_MODE(MODE) (((MODE) == I2S_MODE_SLAVE_TX) || \
  155. ((MODE) == I2S_MODE_SLAVE_RX) || \
  156. ((MODE) == I2S_MODE_MASTER_TX)|| \
  157. ((MODE) == I2S_MODE_MASTER_RX))
  158. /**
  159. * @}
  160. */
  161. /** @defgroup I2S_Standard I2S Standard
  162. * @{
  163. */
  164. #define I2S_STANDARD_PHILIPS (0x00000000U)
  165. #define I2S_STANDARD_MSB (0x00000010U)
  166. #define I2S_STANDARD_LSB (0x00000020U)
  167. #define I2S_STANDARD_PCM_SHORT (0x00000030U)
  168. #define I2S_STANDARD_PCM_LONG (0x000000B0U)
  169. #define IS_I2S_STANDARD(STANDARD) (((STANDARD) == I2S_STANDARD_PHILIPS) || \
  170. ((STANDARD) == I2S_STANDARD_MSB) || \
  171. ((STANDARD) == I2S_STANDARD_LSB) || \
  172. ((STANDARD) == I2S_STANDARD_PCM_SHORT) || \
  173. ((STANDARD) == I2S_STANDARD_PCM_LONG))
  174. /**
  175. * @}
  176. */
  177. /** @defgroup I2S_Data_Format I2S Data Format
  178. * @{
  179. */
  180. #define I2S_DATAFORMAT_16B (0x00000000U)
  181. #define I2S_DATAFORMAT_16B_EXTENDED (0x00000001U)
  182. #define I2S_DATAFORMAT_24B (0x00000003U)
  183. #define I2S_DATAFORMAT_32B (0x00000005U)
  184. #define IS_I2S_DATA_FORMAT(FORMAT) (((FORMAT) == I2S_DATAFORMAT_16B) || \
  185. ((FORMAT) == I2S_DATAFORMAT_16B_EXTENDED) || \
  186. ((FORMAT) == I2S_DATAFORMAT_24B) || \
  187. ((FORMAT) == I2S_DATAFORMAT_32B))
  188. /**
  189. * @}
  190. */
  191. /** @defgroup I2S_MCLK_Output I2S MCLK Output
  192. * @{
  193. */
  194. #define I2S_MCLKOUTPUT_ENABLE ((uint32_t)SPI_I2SPR_MCKOE)
  195. #define I2S_MCLKOUTPUT_DISABLE (0x00000000U)
  196. #define IS_I2S_MCLK_OUTPUT(OUTPUT) (((OUTPUT) == I2S_MCLKOUTPUT_ENABLE) || \
  197. ((OUTPUT) == I2S_MCLKOUTPUT_DISABLE))
  198. /**
  199. * @}
  200. */
  201. /** @defgroup I2S_Audio_Frequency I2S Audio Frequency
  202. * @{
  203. */
  204. #define I2S_AUDIOFREQ_192K (192000U)
  205. #define I2S_AUDIOFREQ_96K (96000U)
  206. #define I2S_AUDIOFREQ_48K (48000U)
  207. #define I2S_AUDIOFREQ_44K (44100U)
  208. #define I2S_AUDIOFREQ_32K (32000U)
  209. #define I2S_AUDIOFREQ_22K (22050U)
  210. #define I2S_AUDIOFREQ_16K (16000U)
  211. #define I2S_AUDIOFREQ_11K (11025U)
  212. #define I2S_AUDIOFREQ_8K (8000U)
  213. #define I2S_AUDIOFREQ_DEFAULT (2U)
  214. #define IS_I2S_AUDIO_FREQ(FREQ) ((((FREQ) >= I2S_AUDIOFREQ_8K) && \
  215. ((FREQ) <= I2S_AUDIOFREQ_192K)) || \
  216. ((FREQ) == I2S_AUDIOFREQ_DEFAULT))
  217. /**
  218. * @}
  219. */
  220. /** @defgroup I2S_FullDuplex_Mode I2S Full Duplex Mode
  221. * @{
  222. */
  223. #define I2S_FULLDUPLEXMODE_DISABLE (0x00000000U)
  224. #define I2S_FULLDUPLEXMODE_ENABLE (0x00000001U)
  225. #define IS_I2S_FULLDUPLEX_MODE(MODE) (((MODE) == I2S_FULLDUPLEXMODE_DISABLE) || \
  226. ((MODE) == I2S_FULLDUPLEXMODE_ENABLE))
  227. /**
  228. * @}
  229. */
  230. /** @defgroup I2S_Clock_Polarity I2S Clock Polarity
  231. * @{
  232. */
  233. #define I2S_CPOL_LOW (0x00000000U)
  234. #define I2S_CPOL_HIGH ((uint32_t)SPI_I2SCFGR_CKPOL)
  235. #define IS_I2S_CPOL(CPOL) (((CPOL) == I2S_CPOL_LOW) || \
  236. ((CPOL) == I2S_CPOL_HIGH))
  237. /**
  238. * @}
  239. */
  240. /** @defgroup I2S_Interrupt_configuration_definition I2S Interrupt configuration definition
  241. * @{
  242. */
  243. #define I2S_IT_TXE SPI_CR2_TXEIE
  244. #define I2S_IT_RXNE SPI_CR2_RXNEIE
  245. #define I2S_IT_ERR SPI_CR2_ERRIE
  246. /**
  247. * @}
  248. */
  249. /** @defgroup I2S_Flag_definition I2S Flag definition
  250. * @{
  251. */
  252. #define I2S_FLAG_TXE SPI_SR_TXE
  253. #define I2S_FLAG_RXNE SPI_SR_RXNE
  254. #define I2S_FLAG_UDR SPI_SR_UDR
  255. #define I2S_FLAG_OVR SPI_SR_OVR
  256. #define I2S_FLAG_FRE SPI_SR_FRE
  257. #define I2S_FLAG_CHSIDE SPI_SR_CHSIDE
  258. #define I2S_FLAG_BSY SPI_SR_BSY
  259. /**
  260. * @}
  261. */
  262. /**
  263. * @}
  264. */
  265. /* Exported macros -----------------------------------------------------------*/
  266. /** @defgroup I2S_Exported_Macros I2S Exported Macros
  267. * @{
  268. */
  269. /** @brief Reset I2S handle state
  270. * @param __HANDLE__ I2S handle.
  271. * @retval None
  272. */
  273. #define __HAL_I2S_RESET_HANDLE_STATE(__HANDLE__) ((__HANDLE__)->State = HAL_I2S_STATE_RESET)
  274. /** @brief Enable or disable the specified SPI peripheral (in I2S mode).
  275. * @param __HANDLE__ specifies the I2S Handle.
  276. * @retval None
  277. */
  278. #define __HAL_I2S_ENABLE(__HANDLE__) ((__HANDLE__)->Instance->I2SCFGR |= SPI_I2SCFGR_I2SE)
  279. #define __HAL_I2S_DISABLE(__HANDLE__) ((__HANDLE__)->Instance->I2SCFGR &= (uint16_t)(~SPI_I2SCFGR_I2SE))
  280. /** @brief Enable or disable the specified I2S interrupts.
  281. * @param __HANDLE__ specifies the I2S Handle.
  282. * @param __INTERRUPT__ specifies the interrupt source to enable or disable.
  283. * This parameter can be one of the following values:
  284. * @arg I2S_IT_TXE: Tx buffer empty interrupt enable
  285. * @arg I2S_IT_RXNE: RX buffer not empty interrupt enable
  286. * @arg I2S_IT_ERR: Error interrupt enable
  287. * @retval None
  288. */
  289. #define __HAL_I2S_ENABLE_IT(__HANDLE__, __INTERRUPT__) ((__HANDLE__)->Instance->CR2 |= (__INTERRUPT__))
  290. #define __HAL_I2S_DISABLE_IT(__HANDLE__, __INTERRUPT__) ((__HANDLE__)->Instance->CR2 &= (uint16_t)(~(__INTERRUPT__)))
  291. /** @brief Checks if the specified I2S interrupt source is enabled or disabled.
  292. * @param __HANDLE__ specifies the I2S Handle.
  293. * This parameter can be I2S where x: 1, 2, or 3 to select the I2S peripheral.
  294. * @param __INTERRUPT__ specifies the I2S interrupt source to check.
  295. * This parameter can be one of the following values:
  296. * @arg I2S_IT_TXE: Tx buffer empty interrupt enable
  297. * @arg I2S_IT_RXNE: RX buffer not empty interrupt enable
  298. * @arg I2S_IT_ERR: Error interrupt enable
  299. * @retval The new state of __IT__ (TRUE or FALSE).
  300. */
  301. #define __HAL_I2S_GET_IT_SOURCE(__HANDLE__, __INTERRUPT__) ((((__HANDLE__)->Instance->CR2 & (__INTERRUPT__)) == (__INTERRUPT__)) ? SET : RESET)
  302. /** @brief Checks whether the specified I2S flag is set or not.
  303. * @param __HANDLE__ specifies the I2S Handle.
  304. * @param __FLAG__ specifies the flag to check.
  305. * This parameter can be one of the following values:
  306. * @arg I2S_FLAG_RXNE: Receive buffer not empty flag
  307. * @arg I2S_FLAG_TXE: Transmit buffer empty flag
  308. * @arg I2S_FLAG_UDR: Underrun flag
  309. * @arg I2S_FLAG_OVR: Overrun flag
  310. * @arg I2S_FLAG_FRE: Frame error flag
  311. * @arg I2S_FLAG_CHSIDE: Channel Side flag
  312. * @arg I2S_FLAG_BSY: Busy flag
  313. * @retval The new state of __FLAG__ (TRUE or FALSE).
  314. */
  315. #define __HAL_I2S_GET_FLAG(__HANDLE__, __FLAG__) ((((__HANDLE__)->Instance->SR) & (__FLAG__)) == (__FLAG__))
  316. /** @brief Clears the I2S OVR pending flag.
  317. * @param __HANDLE__ specifies the I2S Handle.
  318. * @retval None
  319. */
  320. #define __HAL_I2S_CLEAR_OVRFLAG(__HANDLE__) do{ \
  321. __IO uint32_t tmpreg; \
  322. tmpreg = (__HANDLE__)->Instance->DR; \
  323. tmpreg = (__HANDLE__)->Instance->SR; \
  324. UNUSED(tmpreg); \
  325. }while(0U)
  326. /** @brief Clears the I2S UDR pending flag.
  327. * @param __HANDLE__ specifies the I2S Handle.
  328. * @retval None
  329. */
  330. #define __HAL_I2S_CLEAR_UDRFLAG(__HANDLE__) do{\
  331. __IO uint32_t tmpreg;\
  332. tmpreg = ((__HANDLE__)->Instance->SR);\
  333. UNUSED(tmpreg); \
  334. }while(0U)
  335. /**
  336. * @}
  337. */
  338. /* Include I2S HAL Extended module */
  339. #include "stm32f3xx_hal_i2s_ex.h"
  340. /* Exported functions --------------------------------------------------------*/
  341. /** @addtogroup I2S_Exported_Functions
  342. * @{
  343. */
  344. /** @addtogroup I2S_Exported_Functions_Group1
  345. * @{
  346. */
  347. /* Initialization and de-initialization functions *****************************/
  348. HAL_StatusTypeDef HAL_I2S_Init(I2S_HandleTypeDef *hi2s);
  349. HAL_StatusTypeDef HAL_I2S_DeInit (I2S_HandleTypeDef *hi2s);
  350. void HAL_I2S_MspInit(I2S_HandleTypeDef *hi2s);
  351. void HAL_I2S_MspDeInit(I2S_HandleTypeDef *hi2s);
  352. /**
  353. * @}
  354. */
  355. /** @addtogroup I2S_Exported_Functions_Group2
  356. * @{
  357. */
  358. /* I/O operation functions ***************************************************/
  359. /* Blocking mode: Polling */
  360. HAL_StatusTypeDef HAL_I2S_Transmit(I2S_HandleTypeDef *hi2s, uint16_t *pData, uint16_t Size, uint32_t Timeout);
  361. HAL_StatusTypeDef HAL_I2S_Receive(I2S_HandleTypeDef *hi2s, uint16_t *pData, uint16_t Size, uint32_t Timeout);
  362. /* Non-Blocking mode: Interrupt */
  363. HAL_StatusTypeDef HAL_I2S_Transmit_IT(I2S_HandleTypeDef *hi2s, uint16_t *pData, uint16_t Size);
  364. HAL_StatusTypeDef HAL_I2S_Receive_IT(I2S_HandleTypeDef *hi2s, uint16_t *pData, uint16_t Size);
  365. void HAL_I2S_IRQHandler(I2S_HandleTypeDef *hi2s);
  366. /* Non-Blocking mode: DMA */
  367. HAL_StatusTypeDef HAL_I2S_Transmit_DMA(I2S_HandleTypeDef *hi2s, uint16_t *pData, uint16_t Size);
  368. HAL_StatusTypeDef HAL_I2S_Receive_DMA(I2S_HandleTypeDef *hi2s, uint16_t *pData, uint16_t Size);
  369. HAL_StatusTypeDef HAL_I2S_DMAPause(I2S_HandleTypeDef *hi2s);
  370. HAL_StatusTypeDef HAL_I2S_DMAResume(I2S_HandleTypeDef *hi2s);
  371. HAL_StatusTypeDef HAL_I2S_DMAStop(I2S_HandleTypeDef *hi2s);
  372. /* Callbacks used in non blocking modes (Interrupt and DMA) *******************/
  373. void HAL_I2S_TxHalfCpltCallback(I2S_HandleTypeDef *hi2s);
  374. void HAL_I2S_TxCpltCallback(I2S_HandleTypeDef *hi2s);
  375. void HAL_I2S_RxHalfCpltCallback(I2S_HandleTypeDef *hi2s);
  376. void HAL_I2S_RxCpltCallback(I2S_HandleTypeDef *hi2s);
  377. void HAL_I2S_ErrorCallback(I2S_HandleTypeDef *hi2s);
  378. /**
  379. * @}
  380. */
  381. /** @addtogroup I2S_Exported_Functions_Group3
  382. * @{
  383. */
  384. /* Peripheral Control and State functions ************************************/
  385. HAL_I2S_StateTypeDef HAL_I2S_GetState(I2S_HandleTypeDef *hi2s);
  386. uint32_t HAL_I2S_GetError(I2S_HandleTypeDef *hi2s);
  387. /**
  388. * @}
  389. */
  390. /**
  391. * @}
  392. */
  393. /**
  394. * @}
  395. */
  396. /**
  397. * @}
  398. */
  399. #endif /* STM32F302xE || STM32F303xE || STM32F398xx || */
  400. /* STM32F302xC || STM32F303xC || STM32F358xx || */
  401. /* STM32F301x8 || STM32F302x8 || STM32F318xx || */
  402. /* STM32F373xC || STM32F378xx */
  403. #ifdef __cplusplus
  404. }
  405. #endif
  406. #endif /* __STM32F3xx_HAL_I2S_H */
  407. /************************ (C) COPYRIGHT STMicroelectronics *****END OF FILE****/