adc.c 7.8 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170171172173174175176177178179180181182183184185186187188189190191192193194195196197198199200201202203204205206207208209210211212213214215216217218219220221222223224225226227228229230231232233234235236237238239240241242243244245246247248249250251252253254255256257258259
  1. #include "bsp/bsp.h"
  2. #include "bsp/adc.h"
  3. #include "libs/utils.h"
  4. #include "os/os_task.h"
  5. #include "libs/logger.h"
  6. //#define REG_CHAN_DMA 1
  7. #ifdef REG_CHAN_DMA
  8. uint16_t adc_buffer[2] = {0};
  9. static void adc_dma_init(void)
  10. {
  11. dma_parameter_struct dma_init_struct;
  12. rcu_periph_clock_enable(RCU_DMA0);
  13. dma_deinit(DMA0, DMA_CH0);
  14. dma_init_struct.direction = DMA_PERIPHERAL_TO_MEMORY;
  15. dma_init_struct.memory_addr = (uint32_t)adc_buffer;
  16. dma_init_struct.memory_inc = DMA_MEMORY_INCREASE_ENABLE;
  17. dma_init_struct.memory_width = DMA_MEMORY_WIDTH_16BIT;
  18. dma_init_struct.number = 2;
  19. dma_init_struct.periph_addr = (uint32_t)(&ADC_RDATA(ADC0));
  20. dma_init_struct.periph_inc = DMA_PERIPH_INCREASE_DISABLE;
  21. dma_init_struct.periph_width = DMA_PERIPHERAL_WIDTH_16BIT;
  22. dma_init_struct.priority = DMA_PRIORITY_ULTRA_HIGH;
  23. dma_init(DMA0, DMA_CH0, &dma_init_struct);
  24. dma_circulation_enable(DMA0, DMA_CH0);
  25. dma_memory_to_memory_disable(DMA0, DMA_CH0);
  26. /* enable the full transfer interrupt */
  27. dma_interrupt_flag_clear(DMA0, DMA_CH0, DMA_INT_FLAG_FTF);
  28. dma_interrupt_enable(DMA0, DMA_CH0, DMA_INT_FTF);
  29. dma_channel_enable(DMA0, DMA_CH0);
  30. }
  31. #endif
  32. static void adc0_init(void){
  33. /* config ADC clock */
  34. rcu_adc_clock_config(RCU_CKADC_CKAPB2_DIV4); //APB2 clk 120M, adc clk 30M
  35. rcu_periph_clock_enable(RCU_ADC0);
  36. adc_deinit(ADC0);
  37. adc_mode_config(ADC_DAUL_INSERTED_PARALLEL);
  38. adc_special_function_config(ADC0, ADC_SCAN_MODE, DISABLE);
  39. adc_discontinuous_mode_config(ADC0, ADC_CHANNEL_DISCON_DISABLE, 0);
  40. /* configure ADC data alignment */
  41. adc_data_alignment_config(ADC0, ADC_DATAALIGN_RIGHT);
  42. /* configure ADC inserted channel length */
  43. adc_channel_length_config(ADC0, ADC_INSERTED_CHANNEL, 1);
  44. //adc_inserted_channel_config(ADC0, 0, U_PHASE_I_CHAN, ADC_SAMPLE_TIME);
  45. #ifdef U_PHASE_I_CHAN
  46. adc_update_insert_sample_time(ADC0, U_PHASE_I_CHAN, ADC_SAMPLE_TIME);
  47. #endif
  48. #ifdef V_PHASE_I_CHAN
  49. adc_update_insert_sample_time(ADC0, V_PHASE_I_CHAN, ADC_SAMPLE_TIME);
  50. #endif
  51. #ifdef W_PHASE_I_CHAN
  52. adc_update_insert_sample_time(ADC0, W_PHASE_I_CHAN, ADC_SAMPLE_TIME);
  53. #endif
  54. #ifdef HIGH_SIDE_CURRENT_SENSOR
  55. adc_oversample_mode_config(ADC0, ADC_OVERSAMPLING_ALL_CONVERT, ADC_OVERSAMPLING_SHIFT_3B, ADC_OVERSAMPLING_RATIO_MUL8);
  56. adc_oversample_mode_enable(ADC0);
  57. #endif
  58. /* configure ADC inserted channel trigger */
  59. adc_external_trigger_source_config(ADC0, ADC_INSERTED_CHANNEL, ADC_TRIGGER_PHASE);
  60. /* ADC external trigger enable */
  61. adc_external_trigger_config(ADC0, ADC_INSERTED_CHANNEL, ENABLE);
  62. #ifdef REG_CHAN_DMA
  63. /* configure ADC regular channel */
  64. adc_channel_length_config(ADC0, ADC_REGULAR_CHANNEL, 2);
  65. adc_regular_channel_config(ADC0, 0, VBUS_V_CHAN, ADC_SAMPLETIME_7POINT5);
  66. adc_regular_channel_config(ADC0, 1, THROTTLE_CHAN, ADC_SAMPLETIME_7POINT5);
  67. #endif
  68. /* configure ADC regular channel trigger */
  69. adc_external_trigger_source_config(ADC0, ADC_REGULAR_CHANNEL, ADC0_1_2_EXTTRIG_REGULAR_NONE);
  70. adc_external_trigger_config(ADC0, ADC_REGULAR_CHANNEL, ENABLE);
  71. /* enable ADC interface */
  72. adc_enable(ADC0);
  73. delay_ms(1);
  74. /* ADC calibration and reset calibration */
  75. adc_calibration_enable(ADC0);
  76. nvic_irq_enable(ADC0_1_IRQn, ADC_IRQ_PRIORITY, 0);
  77. adc_disable_ext_trigger();
  78. }
  79. static void adc1_init(void){
  80. rcu_periph_clock_enable(RCU_ADC1);
  81. adc_deinit(ADC1);
  82. adc_special_function_config(ADC1, ADC_SCAN_MODE, DISABLE);
  83. adc_discontinuous_mode_config(ADC1, ADC_CHANNEL_DISCON_DISABLE, 0);
  84. /* configure ADC data alignment */
  85. adc_data_alignment_config(ADC1, ADC_DATAALIGN_RIGHT);
  86. /* configure ADC inserted channel length */
  87. adc_channel_length_config(ADC1, ADC_INSERTED_CHANNEL, 1);
  88. /* configure ADC inserted channel */
  89. //adc_inserted_channel_config(ADC1, 0, V_PHASE_I_CHAN, ADC_SAMPLE_TIME);
  90. #ifdef U_PHASE_I_CHAN
  91. adc_update_insert_sample_time(ADC1, U_PHASE_I_CHAN, ADC_SAMPLE_TIME);
  92. #endif
  93. #ifdef V_PHASE_I_CHAN
  94. adc_update_insert_sample_time(ADC1, V_PHASE_I_CHAN, ADC_SAMPLE_TIME);
  95. #endif
  96. #ifdef W_PHASE_I_CHAN
  97. adc_update_insert_sample_time(ADC1, W_PHASE_I_CHAN, ADC_SAMPLE_TIME);
  98. #endif
  99. #ifdef HIGH_SIDE_CURRENT_SENSOR
  100. adc_oversample_mode_config(ADC1, ADC_OVERSAMPLING_ALL_CONVERT, ADC_OVERSAMPLING_SHIFT_3B, ADC_OVERSAMPLING_RATIO_MUL8);
  101. adc_oversample_mode_enable(ADC1);
  102. #endif
  103. /* ADC external trigger enable */
  104. adc_external_trigger_source_config(ADC1, ADC_INSERTED_CHANNEL, ADC_TRIGGER_NONE);
  105. adc_external_trigger_config(ADC1, ADC_INSERTED_CHANNEL, ENABLE);
  106. /* enable ADC interface */
  107. adc_enable(ADC1);
  108. delay_ms(1);
  109. /* ADC calibration and reset calibration */
  110. adc_calibration_enable(ADC1);
  111. /* ADC software trigger enable */
  112. adc_software_trigger_enable(ADC1, ADC_INSERTED_CHANNEL);
  113. }
  114. static void adc_gpio_init(void) {
  115. #ifdef U_PHASE_ADC_RCU
  116. rcu_periph_clock_enable(U_PHASE_ADC_RCU);
  117. #endif
  118. #ifdef V_PHASE_ADC_RCU
  119. rcu_periph_clock_enable(V_PHASE_ADC_RCU);
  120. #endif
  121. #ifdef W_PHASE_ADC_RCU
  122. rcu_periph_clock_enable(W_PHASE_ADC_RCU);
  123. #endif
  124. rcu_periph_clock_enable(RCU_AF);
  125. #ifdef VBUS_V_ADC_GROUP
  126. rcu_periph_clock_enable(VBUS_V_ADC_RCU);
  127. /* configure ADC pin, bus voltage sampling -- ADC_IN0(PA0) */
  128. gpio_init(VBUS_V_ADC_GROUP, VBUS_V_ADC_MODE, GPIO_OSPEED_50MHZ, VBUS_V_ADC_PIN);
  129. #endif
  130. #ifdef THROTTLE_V_ADC_GROUP
  131. rcu_periph_clock_enable(THROTTLE_V_ADC_RCU);
  132. /* configure ADC pin, bus voltage sampling -- ADC_IN0(PA0) */
  133. gpio_init(THROTTLE_V_ADC_GROUP, THROTTLE_V_ADC_MODE, GPIO_OSPEED_50MHZ, THROTTLE_V_ADC_PIN);
  134. #endif
  135. #ifdef TEMP_V_ADC_GROUP
  136. rcu_periph_clock_enable(TEMP_V_ADC_GROUP);
  137. /* configure ADC pin, temperature sampling -- ADC_IN11(PC1) */
  138. gpio_init(TEMP_V_ADC_GROUP, TEMP_V_ADC_MODE, GPIO_OSPEED_50MHZ, TEMP_V_ADC_PIN);
  139. #endif
  140. /* configure ADC pin, current sampling -- ADC_IN1(PA1) ADC_IN12(PC2) ADC_IN13(PC3) */
  141. #ifdef U_PHASE_ADC_GROUP
  142. gpio_init(U_PHASE_ADC_GROUP, U_PHASE_ADC_MODE, GPIO_OSPEED_50MHZ, U_PHASE_ADC_PIN);
  143. #endif
  144. #ifdef V_PHASE_ADC_GROUP
  145. gpio_init(V_PHASE_ADC_GROUP, V_PHASE_ADC_MODE, GPIO_OSPEED_50MHZ, V_PHASE_ADC_PIN);
  146. #endif
  147. #ifdef W_PHASE_ADC_GROUP
  148. gpio_init(W_PHASE_ADC_GROUP, W_PHASE_ADC_MODE, GPIO_OSPEED_50MHZ, W_PHASE_ADC_PIN);
  149. #endif
  150. }
  151. void adc_init(void) {
  152. adc_gpio_init();
  153. adc0_init();
  154. adc1_init();
  155. adc_current_sample_config(0);
  156. #ifdef REG_CHAN_DMA
  157. adc_dma_init();
  158. #endif
  159. }
  160. void adc_start_convert(void) {
  161. int drop = 2;
  162. /* clear the ADC flag */
  163. adc_flag_clear(ADC0, ADC_FLAG_EOIC);
  164. adc_flag_clear(ADC1, ADC_FLAG_EOIC);
  165. adc_enable_ext_trigger();
  166. while(drop-- > 0) {
  167. while (adc_flag_get(ADC0, ADC_FLAG_EOIC) == RESET);
  168. adc_flag_clear(ADC0, ADC_FLAG_EOIC);
  169. }
  170. /* enable ADC interrupt */
  171. adc_interrupt_enable(ADC0, ADC_INT_EOIC);
  172. adc_update_ext_trigger(ADC_TRIGGER_PHASE);
  173. }
  174. void adc_stop_convert(void) {
  175. adc_disable_ext_trigger();
  176. /* disable ADC interrupt */
  177. adc_interrupt_disable(ADC0, ADC_INT_EOIC);
  178. /* clear the ADC flag */
  179. adc_flag_clear(ADC0, ADC_FLAG_EOIC);
  180. adc_flag_clear(ADC1, ADC_FLAG_EOIC);
  181. }
  182. s32 adc_sample_regular_channel(int channel, int times) {
  183. #if 1
  184. u32 adc_device = ADC0;
  185. int value = 0;
  186. int count = 0;
  187. int min = 0xFFFFF;
  188. int max = -0xFFFFF;
  189. u64 start_time;
  190. adc_channel_length_config(adc_device, ADC_REGULAR_CHANNEL, 1);
  191. adc_regular_channel_config(adc_device, 0, channel, ADC_SAMPLETIME_7POINT5);
  192. while(count < times){
  193. restart:
  194. start_time = shark_get_mseconds();
  195. adc_software_trigger_enable(adc_device, ADC_REGULAR_CHANNEL);
  196. while(SET != adc_flag_get(adc_device, ADC_FLAG_EOC)){
  197. if (shark_get_mseconds() - start_time >= 2){
  198. goto restart;
  199. }
  200. };
  201. int one = adc_regular_data_read(adc_device);
  202. adc_flag_clear(adc_device, ADC_FLAG_EOC);
  203. value += (one & 0xFFF);
  204. count ++;
  205. if (one > max){
  206. max = one;
  207. }
  208. if (one < min) {
  209. min = one;
  210. }
  211. }
  212. if (times <= 2) {
  213. return value/times;
  214. }
  215. return (value - min - max)/(times-2);
  216. #else
  217. return 0;
  218. #endif
  219. }