bsp.c 2.6 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109
  1. #include "bsp/bsp.h"
  2. #include "libs/logger.h"
  3. #include "libs/task.h"
  4. #include "bsp/uart.h"
  5. #include "version.h"
  6. static void wdog_enable(void);
  7. static void sys_tick_init(void);
  8. static void task_timer_init(void);
  9. void bsp_init(void){
  10. wdog_enable();
  11. sys_tick_init();
  12. task_ticks_enable();
  13. #if LOG_UART==1
  14. shark_uart_init(SHARK_UART0);
  15. #endif
  16. task_timer_init();
  17. }
  18. static void sys_tick_init(void){
  19. /* setup systick timer for 1000Hz interrupts */
  20. SysTick_Config(SystemCoreClock / 1000);
  21. /* configure the systick handler priority */
  22. NVIC_SetPriority(SysTick_IRQn, 0x00U);
  23. }
  24. void system_reboot(void){
  25. NVIC_SystemReset();
  26. }
  27. void wdog_reload(void){
  28. #if CONFIG_DEBUG == 0
  29. fwdgt_counter_reload();
  30. #endif
  31. }
  32. static void wdog_enable(void)
  33. {
  34. #if CONFIG_DEBUG == 0
  35. /* enable IRC40K */
  36. rcu_osci_on(RCU_IRC40K);
  37. /* wait till IRC40K is ready */
  38. while(SUCCESS != rcu_osci_stab_wait(RCU_IRC40K)){
  39. }
  40. /* confiure FWDGT counter clock: 40KHz(IRC40K) / 256 = 0.15625 KHz */
  41. fwdgt_config(4*40000UL/256, FWDGT_PSC_DIV256);
  42. /* after 4 seconds to generate a reset */
  43. fwdgt_enable();
  44. #endif
  45. }
  46. /* write value to FWDGT_RLD_RLD bit field */
  47. #define RLD_RLD(regval) (BITS(0,11) & ((uint32_t)(regval) << 0))
  48. int wdog_set_timeout(int wdog_time)
  49. {
  50. #if CONFIG_DEBUG == 0
  51. uint32_t flag_status = RESET;
  52. uint32_t timeout = FWDGT_RLD_TIMEOUT;
  53. /* enable write access to FWDGT_PSC,and FWDGT_RLD */
  54. FWDGT_CTL = FWDGT_WRITEACCESS_ENABLE;
  55. /* wait until the RUD flag to be reset */
  56. do{
  57. flag_status = FWDGT_STAT & FWDGT_STAT_RUD;
  58. }while((--timeout > 0U) && (RESET != flag_status));
  59. if (RESET != flag_status){
  60. return -1;
  61. }
  62. FWDGT_RLD = RLD_RLD(wdog_time*40000UL/256);
  63. /* reload the counter */
  64. FWDGT_CTL = FWDGT_KEY_RELOAD;
  65. #endif
  66. return 0;
  67. }
  68. //10 ms
  69. static void task_timer_init(void) {
  70. timer_parameter_struct timer_initpara;
  71. u32 timer = TIMER5;
  72. rcu_periph_clock_enable(RCU_TIMER5);
  73. timer_deinit(timer);
  74. memset(&timer_initpara, 0, sizeof(timer_initpara));
  75. timer_initpara.prescaler = 12000 - 1; //clk 10000
  76. timer_initpara.alignedmode = TIMER_COUNTER_EDGE;
  77. timer_initpara.period = 100;
  78. timer_initpara.clockdivision = TIMER_CKDIV_DIV1;
  79. timer_initpara.repetitioncounter = 0;
  80. timer_init(timer,&timer_initpara);
  81. timer_counter_value_config(timer, 0);
  82. timer_autoreload_value_config(timer, 100);
  83. timer_counter_up_direction(timer);
  84. timer_auto_reload_shadow_enable(timer);
  85. timer_interrupt_enable(timer, TIMER_INT_UP);
  86. timer_interrupt_flag_clear(timer, TIMER_INT_FLAG_UP);
  87. nvic_irq_enable(TIMER5_IRQn, 5, 0);
  88. timer_enable(timer);
  89. }