| 123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170171172173174175176177178179180181182183184185186187188189190191192193194195196197198199200201202203204205206207208209210211212213214215216217218219220221222223224225226227228229230231232233234235236237238239240241242243244245246247248249250251252253254255256257258259260261262263264265266267268269270271272273274275276277278279280281282283284285286287288289290291292293294295296297298299300301302303304305306307308309310311312313314315316317318319320321322323324325326327328329330331332333334335336337338339340341342343344345346347348349350351352353354355356357358359360361362363364365366367368369370371372373374375376377378379380381382383384385386387388389390391392393394395396397398399400401402403404405406407408409410411412413414415416417418419420421422423424425426427428429430431 |
- /**
- ******************************************************************************
- * @file startup_at32f413.s
- * @brief at32f413xx devices vector table for gcc toolchain.
- * this module performs:
- * - set the initial sp
- * - set the initial pc == reset_handler,
- * - set the vector table entries with the exceptions isr address
- * - configure the clock system and the external sram to
- * be used as data memory (optional, to be enabled by user)
- * - branches to main in the c library (which eventually
- * calls main()).
- * after reset the cortex-m4 processor is in thread mode,
- * priority is privileged, and the stack is set to main.
- ******************************************************************************
- */
- .syntax unified
- .cpu cortex-m4
- .fpu softvfp
- .thumb
- .global g_pfnVectors
- .global Default_Handler
- /* start address for the initialization values of the .data section.
- defined in linker script */
- .word _sidata
- /* start address for the .data section. defined in linker script */
- .word _sdata
- /* end address for the .data section. defined in linker script */
- .word _edata
- /* start address for the .bss section. defined in linker script */
- .word _sbss
- /* end address for the .bss section. defined in linker script */
- .word _ebss
- /* stack used for SystemInit_ExtMemCtl; always internal RAM used */
- /**
- * @brief This is the code that gets called when the processor first
- * starts execution following a reset event. Only the absolutely
- * necessary set is performed, after which the application
- * supplied main() routine is called.
- * @param None
- * @retval None
- */
- .section .text.Reset_Handler
- .weak Reset_Handler
- .type Reset_Handler, %function
- Reset_Handler:
- /* Copy the data segment initializers from flash to SRAM */
- movs r1, #0
- b LoopCopyDataInit
- CopyDataInit:
- ldr r3, =_sidata
- ldr r3, [r3, r1]
- str r3, [r0, r1]
- adds r1, r1, #4
- LoopCopyDataInit:
- ldr r0, =_sdata
- ldr r3, =_edata
- adds r2, r0, r1
- cmp r2, r3
- bcc CopyDataInit
- ldr r2, =_sbss
- b LoopFillZerobss
- /* Zero fill the bss segment. */
- FillZerobss:
- movs r3, #0
- str r3, [r2], #4
- LoopFillZerobss:
- ldr r3, = _ebss
- cmp r2, r3
- bcc FillZerobss
- /* Call the clock system intitialization function.*/
- bl SystemInit
- /* Call static constructors */
- bl __libc_init_array
- /* Call the application's entry point.*/
- bl main
- bx lr
- .size Reset_Handler, .-Reset_Handler
- /**
- * @brief This is the code that gets called when the processor receives an
- * unexpected interrupt. This simply enters an infinite loop, preserving
- * the system state for examination by a debugger.
- * @param None
- * @retval None
- */
- .section .text.Default_Handler,"ax",%progbits
- Default_Handler:
- Infinite_Loop:
- b Infinite_Loop
- .size Default_Handler, .-Default_Handler
- /******************************************************************************
- *
- * The minimal vector table for a Cortex M3. Note that the proper constructs
- * must be placed on this to ensure that it ends up at physical address
- * 0x0000.0000.
- *
- *******************************************************************************/
- .section .isr_vector,"a",%progbits
- .type g_pfnVectors, %object
- .size g_pfnVectors, .-g_pfnVectors
- g_pfnVectors:
- .word _estack
- .word Reset_Handler
- .word NMI_Handler
- .word HardFault_Handler
- .word MemManage_Handler
- .word BusFault_Handler
- .word UsageFault_Handler
- .word 0
- .word 0
- .word 0
- .word 0
- .word SVC_Handler
- .word DebugMon_Handler
- .word 0
- .word PendSV_Handler
- .word SysTick_Handler
- /* External Interrupts */
- .word WWDT_IRQHandler /* Window Watchdog Timer */
- .word PVM_IRQHandler /* PVM through EXINT Line detect */
- .word TAMPER_IRQHandler /* Tamper */
- .word RTC_IRQHandler /* RTC */
- .word FLASH_IRQHandler /* Flash */
- .word CRM_IRQHandler /* CRM */
- .word EXINT0_IRQHandler /* EXINT Line 0 */
- .word EXINT1_IRQHandler /* EXINT Line 1 */
- .word EXINT2_IRQHandler /* EXINT Line 2 */
- .word EXINT3_IRQHandler /* EXINT Line 3 */
- .word EXINT4_IRQHandler /* EXINT Line 4 */
- .word DMA1_Channel1_IRQHandler /* DMA1 Channel 1 */
- .word DMA1_Channel2_IRQHandler /* DMA1 Channel 2 */
- .word DMA1_Channel3_IRQHandler /* DMA1 Channel 3 */
- .word DMA1_Channel4_IRQHandler /* DMA1 Channel 4 */
- .word DMA1_Channel5_IRQHandler /* DMA1 Channel 5 */
- .word DMA1_Channel6_IRQHandler /* DMA1 Channel 6 */
- .word DMA1_Channel7_IRQHandler /* DMA1 Channel 7 */
- .word ADC1_2_IRQHandler /* ADC1 & ADC2 */
- .word USBFS_H_CAN1_TX_IRQHandler /* USB High Priority or CAN1 TX */
- .word USBFS_L_CAN1_RX0_IRQHandler /* USB Low Priority or CAN1 RX0 */
- .word CAN1_RX1_IRQHandler /* CAN1 RX1 */
- .word CAN1_SE_IRQHandler /* CAN1 SE */
- .word EXINT9_5_IRQHandler /* EXINT Line [9:5] */
- .word TMR1_BRK_TMR9_IRQHandler /* TMR1 Brake and TMR9 */
- .word TMR1_OVF_TMR10_IRQHandler /* TMR1 Overflow and TMR10 */
- .word TMR1_TRG_HALL_TMR11_IRQHandler /* TMR1 Trigger and hall and TMR11 */
- .word TMR1_CH_IRQHandler /* TMR1 Channel */
- .word TMR2_GLOBAL_IRQHandler /* TMR2 */
- .word TMR3_GLOBAL_IRQHandler /* TMR3 */
- .word TMR4_GLOBAL_IRQHandler /* TMR4 */
- .word I2C1_EVT_IRQHandler /* I2C1 Event */
- .word I2C1_ERR_IRQHandler /* I2C1 Error */
- .word I2C2_EVT_IRQHandler /* I2C2 Event */
- .word I2C2_ERR_IRQHandler /* I2C2 Error */
- .word SPI1_IRQHandler /* SPI1 */
- .word SPI2_IRQHandler /* Reserved */
- .word USART1_IRQHandler /* USART1 */
- .word USART2_IRQHandler /* USART2 */
- .word USART3_IRQHandler /* USART3 */
- .word EXINT15_10_IRQHandler /* EXINT Line [15:10] */
- .word RTCAlarm_IRQHandler /* RTC Alarm through EXINT Line */
- .word USBFSWakeUp_IRQHandler /* USB Wakeup from suspend */
- .word TMR8_BRK_IRQHandler /* TMR8 Brake */
- .word TMR8_OVF_IRQHandler /* TMR8 Overflow */
- .word TMR8_TRG_HALL_IRQHandler /* TMR8 Trigger and hall */
- .word TMR8_CH_IRQHandler /* TMR8 Channel */
- .word 0 /* Reserved */
- .word 0 /* Reserved */
- .word SDIO1_IRQHandler /* SDIO1 */
- .word TMR5_GLOBAL_IRQHandler /* TMR5 */
- .word 0 /* Reserved */
- .word UART4_IRQHandler /* UART4 */
- .word UART5_IRQHandler /* UART5 */
- .word 0 /* Reserved */
- .word 0 /* Reserved */
- .word DMA2_Channel1_IRQHandler /* DMA2 Channel1 */
- .word DMA2_Channel2_IRQHandler /* DMA2 Channel2 */
- .word DMA2_Channel3_IRQHandler /* DMA2 Channel3 */
- .word DMA2_Channel4_5_IRQHandler /* DMA2 Channel4 & Channel5 */
- .word 0 /* Reserved */
- .word 0 /* Reserved */
- .word 0 /* Reserved */
- .word 0 /* Reserved */
- .word 0 /* Reserved */
- .word 0 /* Reserved */
- .word 0 /* Reserved */
- .word 0 /* Reserved */
- .word CAN2_TX_IRQHandler /* CAN2 TX */
- .word CAN2_RX0_IRQHandler /* CAN2 RX0 */
- .word CAN2_RX1_IRQHandler /* CAN2 RX1 */
- .word CAN2_SE_IRQHandler /* CAN2 SE */
- .word ACC_IRQHandler /* ACC */
- .word USBFS_MAPH_IRQHandler /* USB Map HP */
- .word USBFS_MAPL_IRQHandler /* USB Map LP */
- .word DMA2_Channel6_7_IRQHandler /* DMA2 Channel6 & Channel7 */
- /*******************************************************************************
- *
- * Provide weak aliases for each Exception handler to the Default_Handler.
- * As they are weak aliases, any function with the same name will override
- * this definition.
- *
- *******************************************************************************/
- .weak NMI_Handler
- .thumb_set NMI_Handler,Default_Handler
- .weak HardFault_Handler
- .thumb_set HardFault_Handler,Default_Handler
- .weak MemManage_Handler
- .thumb_set MemManage_Handler,Default_Handler
- .weak BusFault_Handler
- .thumb_set BusFault_Handler,Default_Handler
- .weak UsageFault_Handler
- .thumb_set UsageFault_Handler,Default_Handler
- .weak SVC_Handler
- .thumb_set SVC_Handler,Default_Handler
- .weak DebugMon_Handler
- .thumb_set DebugMon_Handler,Default_Handler
- .weak PendSV_Handler
- .thumb_set PendSV_Handler,Default_Handler
- .weak SysTick_Handler
- .thumb_set SysTick_Handler,Default_Handler
- .weak WWDT_IRQHandler
- .thumb_set WWDT_IRQHandler,Default_Handler
- .weak PVM_IRQHandler
- .thumb_set PVM_IRQHandler,Default_Handler
- .weak TAMPER_IRQHandler
- .thumb_set TAMPER_IRQHandler,Default_Handler
- .weak RTC_IRQHandler
- .thumb_set RTC_IRQHandler,Default_Handler
- .weak FLASH_IRQHandler
- .thumb_set FLASH_IRQHandler,Default_Handler
- .weak CRM_IRQHandler
- .thumb_set CRM_IRQHandler,Default_Handler
- .weak EXINT0_IRQHandler
- .thumb_set EXINT0_IRQHandler,Default_Handler
- .weak EXINT1_IRQHandler
- .thumb_set EXINT1_IRQHandler,Default_Handler
- .weak EXINT2_IRQHandler
- .thumb_set EXINT2_IRQHandler,Default_Handler
- .weak EXINT3_IRQHandler
- .thumb_set EXINT3_IRQHandler,Default_Handler
- .weak EXINT4_IRQHandler
- .thumb_set EXINT4_IRQHandler,Default_Handler
- .weak DMA1_Channel1_IRQHandler
- .thumb_set DMA1_Channel1_IRQHandler,Default_Handler
- .weak DMA1_Channel2_IRQHandler
- .thumb_set DMA1_Channel2_IRQHandler,Default_Handler
- .weak DMA1_Channel3_IRQHandler
- .thumb_set DMA1_Channel3_IRQHandler,Default_Handler
- .weak DMA1_Channel4_IRQHandler
- .thumb_set DMA1_Channel4_IRQHandler,Default_Handler
- .weak DMA1_Channel5_IRQHandler
- .thumb_set DMA1_Channel5_IRQHandler,Default_Handler
- .weak DMA1_Channel6_IRQHandler
- .thumb_set DMA1_Channel6_IRQHandler,Default_Handler
- .weak DMA1_Channel7_IRQHandler
- .thumb_set DMA1_Channel7_IRQHandler,Default_Handler
- .weak ADC1_2_IRQHandler
- .thumb_set ADC1_2_IRQHandler,Default_Handler
- .weak USBFS_H_CAN1_TX_IRQHandler
- .thumb_set USBFS_H_CAN1_TX_IRQHandler,Default_Handler
- .weak USBFS_L_CAN1_RX0_IRQHandler
- .thumb_set USBFS_L_CAN1_RX0_IRQHandler,Default_Handler
- .weak CAN1_RX1_IRQHandler
- .thumb_set CAN1_RX1_IRQHandler,Default_Handler
- .weak CAN1_SE_IRQHandler
- .thumb_set CAN1_SE_IRQHandler,Default_Handler
- .weak EXINT9_5_IRQHandler
- .thumb_set EXINT9_5_IRQHandler,Default_Handler
- .weak TMR1_BRK_TMR9_IRQHandler
- .thumb_set TMR1_BRK_TMR9_IRQHandler,Default_Handler
- .weak TMR1_OVF_TMR10_IRQHandler
- .thumb_set TMR1_OVF_TMR10_IRQHandler,Default_Handler
- .weak TMR1_TRG_HALL_TMR11_IRQHandler
- .thumb_set TMR1_TRG_HALL_TMR11_IRQHandler,Default_Handler
- .weak TMR1_CH_IRQHandler
- .thumb_set TMR1_CH_IRQHandler,Default_Handler
- .weak TMR2_GLOBAL_IRQHandler
- .thumb_set TMR2_GLOBAL_IRQHandler,Default_Handler
- .weak TMR3_GLOBAL_IRQHandler
- .thumb_set TMR3_GLOBAL_IRQHandler,Default_Handler
- .weak TMR4_GLOBAL_IRQHandler
- .thumb_set TMR4_GLOBAL_IRQHandler,Default_Handler
- .weak I2C1_EVT_IRQHandler
- .thumb_set I2C1_EVT_IRQHandler,Default_Handler
- .weak I2C1_ERR_IRQHandler
- .thumb_set I2C1_ERR_IRQHandler,Default_Handler
- .weak I2C2_EVT_IRQHandler
- .thumb_set I2C2_EVT_IRQHandler,Default_Handler
- .weak I2C2_ERR_IRQHandler
- .thumb_set I2C2_ERR_IRQHandler,Default_Handler
- .weak SPI1_IRQHandler
- .thumb_set SPI1_IRQHandler,Default_Handler
- .weak SPI2_IRQHandler
- .thumb_set SPI2_IRQHandler,Default_Handler
- .weak USART1_IRQHandler
- .thumb_set USART1_IRQHandler,Default_Handler
- .weak USART2_IRQHandler
- .thumb_set USART2_IRQHandler,Default_Handler
- .weak USART3_IRQHandler
- .thumb_set USART3_IRQHandler,Default_Handler
- .weak EXINT15_10_IRQHandler
- .thumb_set EXINT15_10_IRQHandler,Default_Handler
- .weak RTCAlarm_IRQHandler
- .thumb_set RTCAlarm_IRQHandler,Default_Handler
- .weak USBFSWakeUp_IRQHandler
- .thumb_set USBFSWakeUp_IRQHandler,Default_Handler
- .weak TMR8_BRK_IRQHandler
- .thumb_set TMR8_BRK_IRQHandler,Default_Handler
- .weak TMR8_OVF_IRQHandler
- .thumb_set TMR8_OVF_IRQHandler,Default_Handler
- .weak TMR8_TRG_HALL_IRQHandler
- .thumb_set TMR8_TRG_HALL_IRQHandler,Default_Handler
- .weak TMR8_CH_IRQHandler
- .thumb_set TMR8_CH_IRQHandler,Default_Handler
- .weak SDIO1_IRQHandler
- .thumb_set SDIO1_IRQHandler,Default_Handler
- .weak TMR5_GLOBAL_IRQHandler
- .thumb_set TMR5_GLOBAL_IRQHandler,Default_Handler
- .weak UART4_IRQHandler
- .thumb_set UART4_IRQHandler,Default_Handler
- .weak UART5_IRQHandler
- .thumb_set UART5_IRQHandler,Default_Handler
- .weak DMA2_Channel1_IRQHandler
- .thumb_set DMA2_Channel1_IRQHandler,Default_Handler
- .weak DMA2_Channel2_IRQHandler
- .thumb_set DMA2_Channel2_IRQHandler,Default_Handler
- .weak DMA2_Channel3_IRQHandler
- .thumb_set DMA2_Channel3_IRQHandler,Default_Handler
- .weak DMA2_Channel4_5_IRQHandler
- .thumb_set DMA2_Channel4_5_IRQHandler,Default_Handler
- .weak CAN2_TX_IRQHandler
- .thumb_set CAN2_TX_IRQHandler,Default_Handler
- .weak CAN2_RX0_IRQHandler
- .thumb_set CAN2_RX0_IRQHandler ,Default_Handler
- .weak CAN2_RX1_IRQHandler
- .thumb_set CAN2_RX1_IRQHandler ,Default_Handler
- .weak CAN2_SE_IRQHandler
- .thumb_set CAN2_SE_IRQHandler,Default_Handler
- .weak ACC_IRQHandler
- .thumb_set ACC_IRQHandler,Default_Handler
- .weak USBFS_MAPH_IRQHandler
- .thumb_set USBFS_MAPH_IRQHandler,Default_Handler
- .weak USBFS_MAPL_IRQHandler
- .thumb_set USBFS_MAPL_IRQHandler,Default_Handler
- .weak DMA2_Channel6_7_IRQHandler
- .thumb_set DMA2_Channel6_7_IRQHandler,Default_Handler
|