|
|
@@ -54,35 +54,34 @@ void pwm_3phase_sides(u8 mask) {
|
|
|
gpio_init(PWM_W_N_GROUP,GPIO_MODE_OUT_PP,GPIO_OSPEED_50MHZ,PWM_W_N_PIN);
|
|
|
|
|
|
sys_debug("pwm_3phase_sides\n");
|
|
|
+ gpio_bit_write(PWM_U_P_GROUP, PWM_U_P_PIN, RESET);
|
|
|
+ gpio_bit_write(PWM_V_P_GROUP, PWM_V_P_PIN, RESET);
|
|
|
+ gpio_bit_write(PWM_W_P_GROUP, PWM_W_P_PIN, RESET);
|
|
|
+ gpio_bit_write(PWM_U_N_GROUP, PWM_U_N_PIN, RESET);
|
|
|
+ gpio_bit_write(PWM_V_N_GROUP, PWM_V_N_PIN, RESET);
|
|
|
+ gpio_bit_write(PWM_W_N_GROUP, PWM_W_N_PIN, RESET);
|
|
|
+ delay_us(1);
|
|
|
+
|
|
|
if (mask & 0x01) {
|
|
|
gpio_bit_write(PWM_U_P_GROUP, PWM_U_P_PIN, SET);
|
|
|
+ gpio_bit_write(PWM_U_N_GROUP, PWM_U_N_PIN, RESET);
|
|
|
}else {
|
|
|
gpio_bit_write(PWM_U_P_GROUP, PWM_U_P_PIN, RESET);
|
|
|
+ gpio_bit_write(PWM_U_N_GROUP, PWM_U_N_PIN, SET);
|
|
|
}
|
|
|
if (mask & 0x02) {
|
|
|
gpio_bit_write(PWM_V_P_GROUP, PWM_V_P_PIN, SET);
|
|
|
+ gpio_bit_write(PWM_V_N_GROUP, PWM_V_N_PIN, RESET);
|
|
|
}else {
|
|
|
gpio_bit_write(PWM_V_P_GROUP, PWM_V_P_PIN, RESET);
|
|
|
+ gpio_bit_write(PWM_V_N_GROUP, PWM_V_N_PIN, SET);
|
|
|
}
|
|
|
if (mask & 0x04) {
|
|
|
gpio_bit_write(PWM_W_P_GROUP, PWM_W_P_PIN, SET);
|
|
|
+ gpio_bit_write(PWM_W_N_GROUP, PWM_W_N_PIN, RESET);
|
|
|
}else {
|
|
|
gpio_bit_write(PWM_W_P_GROUP, PWM_W_P_PIN, RESET);
|
|
|
- }
|
|
|
- if (mask & 0x10) {
|
|
|
- gpio_bit_write(PWM_U_N_GROUP, PWM_U_N_PIN, SET);
|
|
|
- }else {
|
|
|
- gpio_bit_write(PWM_U_N_GROUP, PWM_U_N_PIN, RESET);
|
|
|
- }
|
|
|
- if (mask & 0x20) {
|
|
|
- gpio_bit_write(PWM_V_N_GROUP, PWM_V_N_PIN, SET);
|
|
|
- }else {
|
|
|
- gpio_bit_write(PWM_V_N_GROUP, PWM_V_N_PIN, RESET);
|
|
|
- }
|
|
|
- if (mask & 0x40) {
|
|
|
gpio_bit_write(PWM_W_N_GROUP, PWM_W_N_PIN, SET);
|
|
|
- }else {
|
|
|
- gpio_bit_write(PWM_W_N_GROUP, PWM_W_N_PIN, RESET);
|
|
|
}
|
|
|
}
|
|
|
|